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ABSTRACT
Meeting the demand for unprecedented connectivity in the era of internet-of-things (IoT)
requires extremely energy ecient operation of IoT nodes to extend battery life. Managing
the data trac generated by trillions of such nodes also puts severe energy constraints on
the data centers. Clock generators that are essential elements in these systems consume
signicant power and therefore must be optimized for low power and high performance.
The focus of this thesis is on improving the energy eciency of frequency synthesizers and
clocking modules by exploring design techniques at both the architectural and circuit levels.
In the rst part of this work, a digital fractional-N phase locked loop (FNPLL) that em-
ploys a high resolution time-to-digital converter (TDC) and a truly  fractional divider
to achieve low in-band noise with a wide bandwidth is presented. The fractional divider
employs a digital-to-time converter (DTC) to cancel out  quantization noise in time do-
main, thus alleviating TDC dynamic range requirements. The proposed digital architecture
adopts a narrow range low-power time-amplier based TDC (TA-TDC) to achieve sub 1ps
resolution. Fabricated in 65nm CMOS process, the prototype PLL achieves better than
-106dBc/Hz in-band noise and 3MHz PLL bandwidth at 4.5GHz output frequency using
50MHz reference. The PLL achieves excellent jitter performance of 490fsrms, while con-
sumes only 3.7mW. This translates to the best reported jitter-power gure-of-merit (FoMJ)
of -240.5dB among previously reported FNPLLs.
Phase noise performance of ring oscillator based digital FNPLLs is severely compromised
by conicting bandwidth requirements to simultaneously suppress oscillator phase and quan-
tization noise introduced by the TDC,  fractional divider, and digital-to-analog converter
(DAC). As a consequence, their FoMJ that quanties the power-jitter tradeo is at least 25dB
worse than their LC-oscillator based FNPLL counterparts. In the second part of this thesis,
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we seek to close this performance gap by extending PLL bandwidth using quantization noise
cancellation techniques and by employing a dual-path digital loop lter to suppress the detri-
mental impact of DAC quantization noise. A prototype was implemented in a 65nm CMOS
process operating over a wide frequency range of 2.0GHz-5.5GHz using a modied extended
range multi-modulus divider with seamless switching. The proposed digital FNPLL achieves
1.9psrms integrated jitter while consuming only 4mW at 5GHz output. The measured in-
band phase noise is better than -96 dBc/Hz at 1MHz oset. The proposed FNPLL achieves
wide bandwidth up to 6MHz using a 50 MHz reference and its FoMJ is -228.5dB, which is
at about 20dB better than previously reported ring-based digital FNPLLs.
In the third part, we propose a new multi-output clock generator architecture using open
loop fractional dividers for system-on-chip (SoC) platforms. Modern multi-core processors
use per core clocking, where each core runs at its own speed. The core frequency can be
changed dynamically to optimize for performance or power dissipation using a dynamic
frequency scaling (DFS) technique. Fast frequency switching is highly desirable as long as it
does not interrupt code execution; therefore it requires smooth frequency transitions with no
undershoots. The second main requirement in processor clocking is the capability of spread
spectrum frequency modulation. By spreading the clock energy across a wide bandwidth,
the electromagnetic interference (EMI) is dramatically reduced. A conventional PLL clock
generation approach suers from a slow frequency settling and limited spread spectrum
modulation capabilities. The proposed open loop fractional divider architecture overcomes
the bandwidth limitation in fractional-N PLLs. The fractional divider switches the output
frequency instantaneously and provides an excellent spread spectrum performance, where
precise and programmable modulation depth and frequency can be applied to satisfy dierent
EMI requirements. The fractional divider has unlimited modulation bandwidth resulting
in spread spectrum modulation with no ltering, unlike fractional-N PLL; consequently
it achieves higher EMI reduction. A prototype fractional divider was implemented in a
65nm CMOS process, where the measured peak-to-peak jitter is less than 27ps over a wide
frequency range from 20MHz to 1GHz. The total power consumption is about 3.2mW for
1GHz output frequency. The all-digital implementation of the divider occupies the smallest
area of 0.017mm2 compared to state-of-the-art designs.
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As the data rate of serial links goes higher, the jitter requirements of the clock generator
become more stringent. Improving the jitter performance of conventional PLLs to less
than (200fsrms) always comes with a large power penalty (tens of mWs). This is due to
the PLL coupled noise bandwidth trade-o, which imposes stringent noise requirements on
the oscillator and/or loop components. Alternatively, an injection-locked clock multiplier
(ILCM) provides many advantages in terms of phase noise, power, and area compared to
classical PLLs, but they suer from a narrow lock-in range and a high sensitivity to PVT
variations especially at a large multiplication factor (N). In the fourth part of this thesis,
a low-jitter, low-power LC-based ILCM with a digital frequency-tracking loop (FTL) is
presented. The proposed FTL relies on a new pulse gating technique to continuously tune the
oscillator's free-running frequency. The FTL ensures robust operation across PVT variations
and resolves the race condition existing in injection locked PLLs by decoupling frequency
tuning from the injection path. As a result, the phase locking condition is only determined
by the injection path. This work also introduces an accurate theoretical large-signal analysis
for phase domain response (PDR) of injection locked oscillators (ILOs). The proposed PDR
analysis captures the asymmetric nature of ILO's lock-in range, and the impact of frequency
error on injection strength and phase noise performance. The proposed architecture and
analysis are demonstrated by a prototype fabricated in 65 nm CMOS process with active
area of 0.25mm2. The prototype ILCM multiplies the reference frequency by 64 to generate
an output clock in the range of 6.75GHz-8.25GHz. A superior jitter performance of 190fsrms
is achieved, while consuming only 2.25mW power. This translates to a best FoMJ of -251dB.
Unlike conventional PLLs, ILCMs have been fundamentally limited to only integer-N op-
eration and cannot synthesize fractional-N frequencies. In the last part of this thesis, we
extend the merits of ILCMs to fractional-N and overcome this fundamental limitation. We
employ DTC-based QNC techniques in order to align injected pulses to the oscillator's zero
crossings, which enables it to pull the oscillator toward phase lock, thus realizing a fractional-
N ILCM. Fabricated in 65nm CMOS process, a prototype 20-bit fractional-N ILCM with
an output range of 6.75GHz-8.25GHz consumes only 3.25mW. It achieves excellent jitter
performance of 110fsrms and 175fsrms in integer- and fractional-N modes respectively, which
translates to the best-reported FoMJ in both integer- (-255dB) and fractional-N (-252dB)
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modes. The proposed fractional-N ILCM also features the rst-reported rapid on/o capa-
bility, where the transient absolute jitter performance at wake-up is bounded below 4ps after
less than 4ns. This demonstrates almost instantaneous phase settling. This unique capabil-
ity enables tremendous energy saving by turning on the clock multiplier only when needed.
This energy proportional operation leverages idle times to save power at the system-level of
wireline and wireless transceivers.
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CHAPTER 1
INTRODUCTION
The internet is shaping our life today, where billions of cell phones, tablets, wearables, and
internet of thinks (IoT) sensors are connected together. With this unprecedented connec-
tivity, an energy bottleneck emerges at both ends: the battery operated mobile platforms
and the data centers that support these bandwidth-intensive applications (see Fig. 1.1). In
mobile platforms energy eciency is essential to save the battery life, while in data centers
energy eciency is critical to save the electric power and cooling costs. Improving energy ef-
ciency of data centers' network components is extremely important to sustain their growth.
Fig. 1.2 shows a block diagram of a typical serial link architecture with embedded clocking
used in data centers networks. At the transmitter side, parallel data stream is serialized
into a high speed stream using a clean high frequency clock. A clock generator synthesizes
this clock relying on an external crystal reference clock. At the receiver side, the clock and
data recovery (CDR) extracts clock and data from the equalized received signal, then data
is de-serialized into a low frequency parallel data stream. Clock generation at TX and clock
and data recovery (CDR) at RX are major sources of power consumption in a link, and
typically consume 35-50% of the total link power. This is mainly driven by the clock jitter
requirements, which distorts both transmitted and recovered data and can limit the link
bit-error rate.
On the other hand, mobile platforms have many modules with diverse functionalities.
Typically, dierent radios including 4G-LTE, Bluetooth, and WiFi are major sources of
power consumption. A typical RF front-end of a WiFi radio is shown in Fig. 1.3 as an
example. The role of the frequency synthesizer is very critical as it synthesizes the RF
carrier of the transmitted signal, and it synthesizes the down-conversion signal at the receiver.
Typically, the synthesizer consumes half of the total transceiver power. Other modules in
1
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Figure 1.1: Applications of clock generators in the era of internet of thinks (IoT).
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Figure 1.2: Block diagram of a serial link with embedded clocking.
the mobile platform like audio data converters, processors, and memory need clocks. We
can clearly see that clock and frequency synthesizers play a critical role in dierent modules,
and can limit their overall performance and power consumption. Therefore, enhancing the
energy eciency of frequency synthesizers is highly desirable.
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Figure 1.3: Block diagram of a typical wireless transceiver.
1.1 Frequency Synthesizers Applications
1.1.1 Fractional-N Frequency Synthesizers for Wireless Transceivers
Wireless transceivers require a fractional-N frequency synthesizer with a very ne frequency
resolution. By multiplying the reference frequency by a fractional factor (N+), dened by
the frequency control word (FCW), the carrier frequency of dierent channels is synthesized
as shown in Fig. 1.4. Ideally, the synthesizer generates a perfect single tone, but in reality,
its output spectrum has undesired phase noise and spurious tones. This corrupts the phase-
modulated signals in the process of up-conversion or down-conversion. Another eect occurs
in the receiver path in the presence of a large interferer signal as illustrated in Fig. 1.4.
The spurs may down-convert the interferer signal into the signal bandwidth, degrading the
receiver noise gure. For example, if the interferer is 60dB above the desired signal, then
with a 70dBc spur, the corruption is only 10dB below the signal.
1.1.2 Multi-standard Flexible SerDes
Wireline transceivers (or SerDes) usually use integer-N PLLs to meet the tight constraints
on the clock jitter for various standards as depicted in Fig. 1.2. Recently, there is a growing
demand for multi-standard-compliant transceivers integrated into a single chip with a wide
3
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Figure 1.4: The role of frequency synthesizer in wireless transceivers illustrating the impact
of its phase noise and spurious tones.
and continuous range of data-rates. To save the cost of multiple input crystal references,
fractional-N frequency synthesis is highly desirable in both the transmitter and the receiver.
A exible fractional-N clock generator has to cover wide frequency range with ne frequency
resolution to serve various standards. It has to provide multiple phases with stringent jitter
performance with minimum power and area.
1.1.3 Fractional-N Clocking for Micro-Processors
Modern multi-core processors use per core clocking (see Fig. 1.5(a)), where each core runs at
its own speed [1]. The power manager takes input from environmental sensors, performance
counters, and software requests, and continuously adjusts the frequencies of dierent cores as
shown in Fig. 1.5(b). The core frequency can be changed dynamically to optimize for perfor-
mance or power dissipation using a dynamic frequency scaling (DFS) technique. Changing
4
the core clock frequency rapidly is required to enhance the energy eciency. However, this
process has to be carefully managed to ensure code execution without any interruption.
Therefore, the frequency transitions have to be very smooth and well controlled with no
undershoots. The second main requirement in processor clocking is the capability of spread
spectrum frequency modulation. By spreading the clock energy across a wide bandwidth, the
electromagnetic interference (EMI) is dramatically reduced as demonstrated in Fig. 1.5(b).
Processors use programmable spread-spectrum clocking (SSC) to satisfy the electromagnetic
compatibility (EMC) regulations.
1.2 Frequency Synthesizers Architectures
1.2.1 Analog Integer-N PLL
Phase locked loop (PLL) is a feedback system that is used to obtain a highly stable output
frequency. Analog charge pump PLL, shown in Fig. 1.6, has been the dominant architec-
ture for frequency multiplication. It consists of a phase frequency detector (PFD), a charge
pump (CP), a loop lter (LF), a voltage-controlled oscillator (VCO) and a feedback divider.
Adding a divide-by-N block in feedback enables frequency multiplication. The PFD detects
the phase/frequency error between the reference clock and the feedback clock, and corre-
spondingly generates a pair of digital pulses to drive the CP. The CP then converts the
digital pulses into current pulses that get ltered and converted into voltage through passive
LF network. The simplest LF network consists of a resistor and a capacitor connected in
series. The resulting control voltage (VCTRL) drives the VCO towards phase and frequency
lock.
The negative feedback loop forces the divided-down VCO output phase to follow the
reference clock phase. In steady state, the phase of the feedback clock is locked to the phase
of the reference clock, where the phase error remains constant and ideally zero. This is why
it is referred to as a phase locked loop. We use a feedback system based on phase rather
than frequency to assure zero frequency error and exact frequency multiplication [2]. The
5
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Figure 1.5: (a) Die photo of an eight-core POWER7 microprocessor using per-core
clocking [1]. (b) Simplied block diagram of microprocessor frequency control.
output frequency is a multiple of the reference frequency:
FOUT = N FREF (1.1)
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Like any other feedback system, PLL system has to be analyzed and designed carefully to
guarantee loop stability. Ignoring the sampling nature of the PFD and the non-linear tran-
sient behavior of PLLs, a basic s-domain linear model is usually used for stability analysis.
Each block is replaced by a linear representation of its function. PFD/CP is replaced by a
dierence block followed by a gain factor KPD. The LF is replaced by its transfer function
Z(s). The VCO is represented by a transfer function that simply relates its output FOUT
with VCTRL, as:
FOUT = FO +KVCO  (VCTRL   VO) (1.2)
where FO is the VCO frequency when VCTRL = VO, and KVCO is the VCO gain. Since phase
is the integral of frequency, then the VCO can be replaced by a gain and an integrator
KVCO=s. A simple linear model of the PLL is shown in Fig. 1.7. In addition to stability
analysis, this model is also used to study open and closed loop response, settling time, and
phase noise of PLLs. Loop dynamics aect how the noise of each block appears at the output;
for example, the VCO noise is high-pass ltered while reference, divider, and PFD/CP noise
are low-pass ltered. Usually, the PLL bandwidth is chosen to optimize the overall jitter
performance. While an integer-N PLL can achieve excellent jitter, its frequency resolution
is limited by the reference frequency due to the nature of integer-N multiplication.
Phase/Freq. 
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VCTRL
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Pump
IE
XO R
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÷ N
Figure 1.6: Simplied block diagram of integer-N charge pump PLL.
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Figure 1.7: Linear model of charge pump PLL.
1.2.2 Analog Fractional-N PLL
A fractional-N PLL (FNPLL) is an extension to integer-N PLL to perform fractional-N
frequency multiplication with very ne frequency resolution (see Fig. 1.8), thus it can be
used for phase modulation/frequency modulation (FM). Since the feedback divider is a
digital circuit, it can only divide by an integer number. However, if the division factor is
alternated between N and N + 1, eectively a fractional division is achieved. For example,
N = 4 is used for 3 division cycles and N = 5 is used for 1 division cycle. On average, the
input frequency is divided by 4.25. The simplest way to control the divider is passing a k-bit
fractional control value  to a k-bit digital accumulator. Then use the 1-bit carry out nF[n]
as a modulus control of the divider. The PLL still can lock in an average sense and the
output frequency is related to the reference frequency by:
FOUT = (N + avg (nF[n])) FREF = (N + ) FREF (1.3)
Although switching the division ratio instantaneously is simple to realize, this technique
exhibits instantaneous frequency errors and introduces quantization noise eq[n] into the loop.
eq[n] is low-pass ltered by the PLL feedback loop before appearing at the output as a
deterministic jitter (DJ). Fig. 1.9 demonstrates the timing waveform of a fractional division
of 4.25. A deterministic jitter of 0:25 TOUT appears in the feedback clock in the rst
cycle and accumulates to 0:75 TOUT by the third cycle. In the fourth cycle, the output
clock aligns with the ideal clock. The deterministic jitter pattern repeats every four cycles
and it is directly related to eq[n] by DJ[n] =  eq[n] TOUT. This deterministic jitter will be
ltered by the low-pass PLL transfer function before appearing at the output. Noise shaping
techniques are commonly used to suppress in-band quantization noise in high resolution
8
digital-to-analog converters (DACs). Similarly, noise shaping using digital delta-sigma ()
modulators can reduce fractional divider quantization noise in FNPLL (which acts as a
digital-to-frequency converter). By replacing the accumulator (which resembles a 1st order
 modulator) by a higher order  modulator, eq[n] is high-pass shaped, and exhibits
more suppression by the same low-pass PLL transfer function.
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FCW ∆Σk
nF[n]
Figure 1.8: Simplied block diagram of analog FNPLL.
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Figure 1.9: Timing diagrams illustrating the fractional divider operation.
In many applications, suppressing eq[n] by lowering the PLL bandwidth is undesirable, as it
will increase the settling time and the VCO noise contribution. Because the fractional divider
quantization noise is deterministic, conceptually it can be cancelled prior to the loop lter
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Figure 1.10: Simplied block diagram of analog FNPLL with QNC.
using a current DAC (see Fig. 1.10), thus eliminating the need for a narrow PLL bandwidth.
The quantization noise cancellation (QNC) path extracts  quantization error eq[n], then
converts it into a current pulse of duration TDAC and amplitude  eq[n] TVCO  ICP=TDAC
for perfect QNC. However, in practice the gain of the DAC is never perfectly matched to
the gain of the signal path through the PFD/CP as illustrated in Fig. 1.10. In [3], a sign-
error least-mean-square (LMS) algorithm is used to adaptively calibrate the DAC gain to
minimize the leaked quantization noise. Because of its high complexity and sensitivity to
PVT variations, this technique does not provide an attractive solution.
1.2.3 Digital Fractional-N PLL
With the advancement of CMOS technology, the performance of digital circuits is improved
in terms of speed, power, and area. On the other hand, analog blocks do not really benet
from process scaling and usually encounter several design issues. Conventional charge-pump
PLLs will suer from capacitor leakage, current mismatch, and limited dynamic range.
Recently, signicant research eorts have focused on developing digital FNPLLs that obviate
the need for large capacitors. Due to their highly digital nature, loop dynamics are easier to
recongure and they are also easier to port from one process generation to other. For complex
SoCs, developing a low jitter recongurable digital/synthesizable FNPLL with minimum area
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is highly desirable. However, like any mixed-signal feedback loop, the presence of an analog-
to-digital and a digital-to-analog conversion, represented by the time-to-digital converter
(TDC) and the digitally controlled oscillator (DCO) respectively, introduces quantization
errors in the loop. As a result, jitter performance of digital FNPLLs, especially those using
ring oscillators, is grossly inferior to their analog counterparts.
In this dissertation, we developed novel injection locking and quantization noise cancella-
tion techniques to mitigate the impact of quantization errors of the fractional divider, TDC,
and DCO. We also implemented highly-scalable, digitally-enhanced realizations of frequency
synthesis and clocking modules that can leverage the advancement of CMOS technology to
minimize the power consumption.
1.3 Dissertation Organization
The focus of this dissertation is on developing digital enhancement, injection locking, and
noise cancellation techniques to realize low jitter, low power, fractional-N clocking schemes.
The dissertation consists of seven chapters organized as follows:
Chapter 2 discusses the design of a low power LC digital FNPLL for wireless and wireline
transceivers. It leverages a high resolution digital-to-time converter (DTC) to alleviate the
TDC dynamic range requirements of conventional DPLLs. The proposed digital architecture
uses a narrow range low-power time-amplier based TDC (TA-TDC) with sub-1ps resolution
to achieve wide PLL bandwidth and excellent jitter performance at a low power consumption.
Chapter 3 seeks to close the performance gap of ring-based PLLs compared to their LC
counterparts, in order to leverage ring VCO merits of wide-range, multi-phases, and small
area. The proposed digital FNPLL features a dual-path digital loop lter architecture to
resolve the DAC quantization noise challenge, which is stressed by the large gain of ring
VCOs. This maximizes the suppression of ring VCO phase noise. This chapter also discusses
and analyzes the design details of a new, extended range, multi-modulus divider that enables
seamless switching at the boundaries extension.
Chapter 4 presents a new multi-output clock generator architecture using open loop frac-
tional dividers. The open loop architecture overcomes the bandwidth limitation in fractional-
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N PLLs. It enables exible per-core clocking in modern multi-core processors with instan-
taneous dynamic frequency scaling with no overshoots, and unrestricted spread spectrum
modulation to satisfy dierent EMI requirements.
Injection-locked clock multipliers (ILCMs) provide many advantages in terms of phase
noise, power, and area compared to classical PLLs, but they suer from a narrow lock-in
range and a high sensitivity to PVT variations especially at a large multiplication factor (N).
In Chapter 5, the design and analysis of low-jitter LC-based ILCM with a digital frequency-
tracking loop (FTL) is presented. It also introduces an accurate theoretical large-signal
analysis for phase domain response (PDR) of ILCMs.
Chapter 6 seeks to extend the merits of ILCM to fractional-N and overcome its funda-
mental limitation to integer-N operation. The proposed architecture relies on DTC-based
quantization noise cancellation (QNC) techniques to align the injected pulses to the oscilla-
tor's zero crossings, and hence ensures its phase locking. This chapter will discuss the means
to realize rapid on/o operation, by which considerable energy saving is achieved by turning
on the clock multiplier only when needed.
Finally, Chapter 7 concludes the discussion about the proposed design techniques, open
loop fractional divider architecture, and rapid on/o injection locking clock multiplication
architectures presented in this dissertation.
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CHAPTER 2
LOW POWER LC-BASED DIGITAL
FRACTIONAL-N PLL
2.1 Introduction
Fractional-N phase locked loops (FNPLLs) are key building blocks in many systems-on-
chips (SoCs) and wireless transceivers [4{14]. FNPLLs oer exibility in frequency planning
using only a single-crystal reference clock and are therefore well-suited for realizing single-
chip multi-standard solution in wireline applications. In all these applications, a wide PLL
bandwidth is desirable as it helps improve both system- and circuit-level performance in
multiple ways. For instance, it helps to improve jitter tolerance of wireline receivers [15,16]
and increase data modulation bandwidth and settling time in wireless transmitters [12, 14].
At circuit level, wide bandwidth results in: (a) larger suppression of oscillator phase noise,
which helps to reduce the power, (b) better immunity to pulling [17], and (c) faster settling
time. However, achieving low jitter (<1psrms) and wide bandwidth (2MHz - 5MHz) using less
than 50MHz reference frequency is challenging mainly because of the presence of quantization
error from feedback fractional divider and time-to-digital converter (TDC). For example, [11]
suers from degraded jitter performance when bandwidth is increased to 5MHz due to its
band-bang phase detector (BBPD) quantization noise, while [10] relies on a high performance
TDC with extensive calibration to achieve 3MHz bandwidth at the expense of large power
and area.
Analog charge-pump PLL has been the most preferred architecture to implement fractional-
N frequency generation. Using bandwidth extension techniques typically based on divider
* c 2015 IEEE. Part of this chapter is reprinted, with permission, from A. Elkholy, T. Anand, W.-S.
Choi, A. Elshazly and P. K. Hanumolu, \A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-
N PLL Using Time Amplier-Based TDC," in IEEE J. of Solid-State Circuits, vol. 50, no. 4, pp. 867{881,
April 2015.
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quantization noise cancellation (QNC), analog PLLs were shown to achieve wide bandwidth,
excellent jitter and spurious performance as reported in [12{15]. However, an analog PLL
loop lter occupies large area and is dicult to recongure. To overcome these drawbacks,
digital DPLLs that obviate the need for large capacitors have been proposed [4]. Due to
their highly digital nature, loop dynamics are easier to recongure and they are also easier
to port from one process generation to other.
A digital FNPLL is most commonly implemented using one of the two architectures de-
picted in Fig. 2.1. The main dierence between the two architectures is in the way the
phase error is calculated. In the so called phase domain PLL, the phase of the oscillator
is determined by counting the number of zero-to-one output transitions while the reference
phase is obtained by accumulating the frequency control word (FCW) on every rising edge
of the synchronized reference clock [4]. A simple arithmetic logic determines the phase error
by subtracting the oscillator phase from the reference phase. Because counter-based phase
detection provides an estimate of the phase only with an accuracy of one oscillator period,
a high resolution TDC is used to measure the residual phase error. In the architecture
shown in Fig. 2.1(b), the feedback divider implicitly accumulates the oscillator phase and
the phase error between the reference clock and the divider output is determined by using a
TDC [5]. In both the architectures, a high performance TDC with sub-ps resolution and at
least one oscillator period measurement range is needed. Hence, we refer to both of them as
TDC-based digital FNPLLs.
Recently, digital-to-time converter (DTC)-based digital FNPLLs were proposed to ease the
resolution requirements of the TDC [9,18]. Based on the assumption that a high resolution
DTC can be designed more power eciently and with less hardware complexity compared to
a TDC, a high resolution DTC is cascaded with a bang-bang phase detector (BBPD) to im-
plement a digital FNPLL that behaves more over like an integer-N PLL [9]. However, BBPD,
digitally controlled oscillator (DCO), and fractional divider introduce quantization errors at
dierent points in the loop and their contribution to output phase noise increases with the
loop bandwidth. Hence, a wide bandwidth PLL requires higher resolution TDC along with
quantization noise cancellation techniques to mitigate fractional divider quantization noise,
as described in Section 2.2. In other words, digital FNPLLs suer from conicting band-
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Figure 2.1: Block diagram of conventional digital FNPLL implementation using (a)
counter-based divider-less architecture, and (b)  fractional divider.
width requirements imposed by oscillator phase noise and the quantization error introduced
by the TDC and fractional divider.
In this chapter, we present digital enhancement techniques to increase the bandwidth of
DTC-FNPLLs [19]. Using a high resolution low-power time-amplier (TA) based TDC (TA-
TDC) in combination with a DTC, the FNPLL achieves an in-band noise of -106dBc/Hz
and integrated jitter of 490fsrms at 4.5GHz output frequency and has a bandwidth higher
than 3MHz (FREF=16). The entire PLL consumes 3.7mW from 1V supply and achieves an
FoM of -240.5dB.
The rest of the chapter is organized as follows. After a brief overview of state-of-the-art
digital FNPLLs in section 2.2, the proposed architecture is presented in section 2.3. The
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circuit implementation of critical building blocks is illustrated next in section 2.4. The
measured results from the test chip are shown in section 2.5. Finally, the key contributions
of this chapter are summarized in section 2.6.
2.2 TDC- and DTC-based Digital Fractional-N PLLs
A TDC-based digital FNPLL is obtained from a conventional charge-pump FNPLL by re-
placing the phase detector/charge-pump, analog loop lter, and VCO by TDC, digital loop
lter, and DCO, respectively (see Fig. 2.1(b)). The TDC acts as a digital phase detector and
its output is ltered by a digital loop lter and then used to control the DCO. Fractional-N
operation is achieved by dithering the multi-modulus divider using a delta-sigma () mod-
ulator. The most challenging aspect of designing a low noise, wide bandwidth, low power
digital FNPLL is the design of a wide dynamic range, high resolution TDC. The dynamic
range of the TDC must be large enough to measure the time dierence between the refer-
ence clock and the dithered feedback clock. Consequently, the TDC range must be at least
one DCO period when the fractional divider is dithered by a rst order  modulator and
several DCO periods for higher order modulators.
TDCREF
DCO
OUTDLF
Divider
FCW ∆Σ
LMS
QNC
Figure 2.2: Digital FNPLL architecture with  quantization noise cancellation (QNC).
Because TDC quantization noise is low-pass ltered by the PLL's feedback loop, it limits
in-band phase noise of the PLL. For instance, achieving -110dBc/Hz in-band phase noise of a
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4GHz PLL operating with 40MHz reference requires the TDC resolution to be less than 3ps.
Assuming second order  modulator in the fractional divider, the TDC has to cover at least
2 DCO periods (v500ps), which is very dicult to achieve in practice. Additionally, non-
linearity of the TDC further exacerbates in-band noise by folding the shaped quantization
noise of the  divider [7]. It is also shown to introduce in-band fractional spurs that are
dicult to predict and hence are dicult to suppress. The detrimental impact of TDC
quantization error on in-band noise and fractional spurs increases at wider PLL bandwidth,
which puts even more stringent requirements on the TDC.
The  fractional divider quantization noise, EQ, impacts both analog and digital PLLs
alike. Because EQ is low-pass ltered by the PLL feedback loop, it can only be suppressed
by lowering the PLL bandwidth, which is undesirable in many applications. As a result, sev-
eral bandwidth extension techniques based on quantization noise cancellation (QNC) were
proposed for both analog [12, 13, 20] and digital PLLs [5]. A digital QNC scheme, shown
in Fig. 2.2, seeks to cancel EQ by extracting the  quantization error, scaling it with
a calibrated gain and subtracting it from the TDC output [5]. The digital implementation
makes this technique insensitive to analog inaccuracies and PVT variations present in analog
charge-pump PLLs. However, cancelling divider quantization noise after the TDC requires
a high-performance wide-range TDC. Hence, high performance TDC is critical to the imple-
mentation of low noise wide bandwidth digital FNPLLs. Consequently, over the past decade,
signicant research eorts have focused on the design of wide dynamic range, high resolution,
and highly linear TDCs. Several architectures have been proposed that mimic the opera-
tion of ADCs: ash (delay line [4], vernier lines [8], parallel delay lines [7]), two-step [21],
pipelined [22], and noise shaped [5, 23]. Most of these techniques adopt analog-intensive
design approaches with complex calibration schemes to achieve sub-gate delay resolution.
As a result, they occupy large area and consume high power.
A DTC-based digital FNPLL shown in Fig. 2.3 was proposed as a power ecient alter-
native to TDC-based FNPLLs [7, 9, 24]. The DTC in the feedback path is used to cancel
the  quantization noise at the output of the fractional divider. As a result, the TDC
dynamic range requirement is relaxed. For instance, in [7], 4-bit DTC is implemented us-
ing 16-stage delay locked loop and a phase selection multiplexor to reduce EQ by 1=16 and
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Figure 2.3: A DTC-based bang-bang phase detector (BBPD) digital FNPLL
implementation.
consequently relax the TDC requirements to 4-bit. However, the non-linearity of the DTC
caused by mismatch between delay cells and routing paths severely degrades the spurious
and in-band noise performance of the PLL. To mitigate these non-linear errors, complex
background non-linearity calibration techniques such as those reported in [7] were employed
at the expense of large area, high power, and long settling time. To overcome these draw-
backs, a 10-bit DTC implemented using a digitally controlled delay line (DCDL) whose gain
is accurately calibrated using a least-mean square (LMS) technique to implement a truly
fractional divider was proposed in [9]. The high resolution DTC limits the input range of
TDC to within the random noise range, as the reference and feedback clocks are now aligned
as in the case of an integer-N PLL. Consequently, the wide range requirement of the TDC
is alleviated and a simple 1-bit TDC or bang-bang phase detector (BBPD) is adequate [9].
A BBPD can be implemented power eciently using a single ip-op (FF). However, its
large quantization error and grossly non-linear behavior limit its use in wide bandwidth PLLs.
In [25], the non-linear dynamics of second-order BB-PLL are analyzed to nd the condition
for loop stability. The behavior of BB-PLLs is a strong function of loop gain and delay. If the
loop gain is made large to achieve wide bandwidth, the steady-state of the BB-PLL becomes
a bounded limit cycle, which manifests as undesirable fractional spurs and large peaking in
the phase noise [26]. If the loop gain is reduced, BBPD operates in a random-noise limited
regime and the PLL exhibits linear response. In [26], it was illustrated that there is optimal
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loop gain and consequently loop bandwidth that minimizes the PLL's overall noise. This
optimum noise performance is usually achieved at relatively low PLL bandwidth (312kHz
in [9]). Furthermore, the gain of BBPD operating in noise-limited regime depends on the
noise at its input, which not only makes the loop dynamics dicult to control but also makes
the PLL bandwidth sensitive to reference clock jitter [25].
In addition to the BBPD-related issues, the non-idealities of the DTC also have signicant
impact on the performance of the FNPLL. The integral non-linearity (INL) of the DTC
causes imperfect QNC and appears as a periodic error at the BBPD input. If the magnitude
of DTC INL is larger than random noise, it reduces BBPD gain and leads to an increase in
the in-band phase noise and generation of spurious tones [24]. Finally, the architecture in [9]
also suers from long settling time for DTC gain calibration, as 1-bit is used only in LMS
correlation. In view of these drawbacks, we propose a digital fractional-N PLL architecture
that employs a narrow range high resolution TDC in addition to a truly fractional divider
to achieve low jitter, wide bandwidth, and low power consumption.
2.3 Proposed Wide-Bandwidth Digital FNPLL Architecture
The block diagram of the proposed fractional-N PLL is shown in Fig. 2.4. It employs the
proposed narrow range high resolution TA-TDC along with a DTC-based fractional divider, a
programmable digital loop lter, and LC-based DCO. The TDC detects the phase dierence
between the reference and feedback clocks with a resolution of 1ps and drives 4-bit digital
output into a programmable digital loop lter. The ltered TDC output controls the DCO
and drives it toward frequency/phase lock. The true fractional divider, implemented using a
multi-modulus divider (MMD) and a DTC, generates the feedback clock input to the TDC.
Because DTC alleviates the dynamic range requirement of TDC, it is designed only to have
large enough range (8ps) to cover jitter in the reference and feedback clocks and the non-
zero DTC INL. Leveraging time amplication techniques, sub 1ps resolution is achieved at
low power consumption [19]. The circuit implementation details of the proposed TA-TDC
are provided in section 2.4.1.
By using a TA-TDC in place of a BBPD, the proposed digital FNPLL overcomes the
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drawbacks of [9] discussed earlier. First, the limit cycle behavior that usually plagues BB-
PLLs is greatly suppressed by the TA-TDC. Because instantaneous time dierence between
the reference clock and DCO output caused by random noise is larger than TA-TDC step size,
the TA-TDC's transfer characteristic is linearized and the DCO control is also scrambled.
As the TA-TDC range is designed to be larger than noise-induced input time dierence
at any moment, even a large loop gain does not saturate the TA-TDC. As a result of its
linear behavior, the TA-TDC eliminates the limit cycle behavior across a wide range of loop
gain (and bandwidth) settings. In other words, TA-TDC extends the random-noise limited
regime of BB-PLLs by nearly the time-amplier gain (KTA). Second, low quantization error
of the TA-TDC leads to lower in-band phase noise compared to a BB-PLL. Alternatively,
for the same in-band phase noise, PLL bandwidth can be extended, which relaxes DCO
phase noise requirements. Third, the proposed architecture is less susceptible to DTC INL
as long as it does not saturate the TA-TDC. Transistor-level simulations of the DTC show
that its INL (<3ps) can be managed to be less than TA-TDC range of 8ps relatively easily.
Fourth, because gain of the TA-TDC is independent of reference clock jitter, the proposed
architecture exhibits well-controlled loop dynamics. Finally, TA-TDC improves settling and
tracking behavior of the PLL by preventing slewing across a larger input time dierence
compared to a BBPD.
2.3.1 DTC-based Fractional Divider
A fractional divider is realized by dithering the frequency divider between integer values using
a  modulator. The truncation error of the  modulator appears as phase quantization
error, Eq , at the output of the divider, which can be computed by subtracting the output
of the  from its input and accumulating it to account for the phase integration in the
divider. The magnitude of Eq depends on the order of  modulator. It can be as large
as one DCO period (TDCO) in case of rst order  modulator and several DCO periods
for higher order modulators.
Phase quantization error can be cancelled at the output of MMD in time domain, which
obviates the need for a high resolution TDC [9]. This can be implemented by feeding properly
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Figure 2.4: Block diagram of the proposed digital FNPLL.
scaled EQ into a DTC, as shown in Fig. 2.4. The DTC performs digital-to-time conversion
and subtracts quantization error from the MMD output. As a result, this approach does
not suer from path mismatches present in analog PLLs QNC techniques [12], and is hence
employed in our implementation. A key consideration in the design of DTC-based cancel-
lation approach is the gain accuracy and non-linearity of the DTC, both of which cause
quantization error leakage and degrade the spurious and noise performance of the PLL.
A DTC can be implemented using either a phase interpolator (PI) or digitally controlled
delay line (DCDL). A PI-based implementation has the advantage of well dened gain but
suers from poor linearity [7, 24]. Complex digital calibration techniques are needed to
correct for PI non-linearity, which often incur large power and area penalties [7]. On the other
hand, DCDL-based DTC can achieve very ne resolution (< 0:5ps) but its gain is not well
dened and sensitive to process, voltage, and temperature (PVT) variations [9,27]. Because
of its scaling friendly properties, a DCDL-based DTC is employed in our implementation.
Digital background calibration is used to accurately set the DTC gain independently of PVT
variations and DCO output frequency.
The DTC gain scaling factor KCAL is computed in a background manner using a least
mean square (LMS) algorithm [9]. Based on the observation that any residual phase quan-
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tization error due to imperfect cancellation appears at the TDC output, DTC gain error
can be estimated digitally by correlating Eq[k] with TDC output as shown in Fig. 2.4. The
accumulated digital correlator output, after scaling by LMS algorithm step-size LMS, pro-
vides KCAL. By scaling Eq[k] by KCAL prior to controlling the DTC, its input range is scaled
such that its output range is equal to TDCO [9]. Once the quantization error is completely
cancelled, the correlation becomes zero and the accumulator output equals the optimal KCAL
value. The LMS step-size LMS must be carefully chosen considering the tradeo between
convergence time and KCAL accuracy [28]. A large LMS leads to faster convergence at the
expense of larger noise in the steady-state value of KCAL. The convergence time is improved
by more than an order of magnitude because of the extra error information provided by the
TA-TDC.
2.3.2 Digital FNPLL System Analysis
Fig. 2.5 shows the discrete-time phase-domain linear model of the digital FNPLL. The DCO
is modeled as an integrator in z-domain with gain 2KFTR, where KF [Hz/LSB] is the DCO
gain and TR = 1=FREF is the reference period [29]. The fractional divider eectively divides
the DCO phase OUT by its nominal division factor N = Nint + , where Nint and  are
the integer and fractional division parts, respectively, as modeled in [30]. The output of
the  modulator has two more components: zero-mean signal (sDS[k]), and zero-mean
quantization noise (qDS[k]). The divider control is modeled as an accumulator with 2 gain
factor to account for the frequency-to-phase conversion. The divider output phase DIV is
equal to the DCO phase divided by the nominal division factor (N) after subtracting the
phase due to modulus control.
The DTC delays the feedback clock by DCW[k]KDTC, where KDTC [s/LSB] is the DTC
gain and DCW[k] is the DTC delay control word. So DTC can be modeled as a combination
of summing block and a gain 2KDTC=TR. The function of TA-TDC is modeled as a gain
factor of TR=2 to account for phase-to-time conversion followed by a gain KTA=tdel, where
KTA is the gain of the time-amplier and tdel [s] is the resolution of the delay-line TDC.
Finally, the loop lter is modeled by its discrete-time transfer function H(z), and the loop
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Figure 2.5: Simplied discrete-time linear phase-domain model of the FNPLL.
gain transfer function can be dened as:
LG(z) =
T2RKTAKF
Ntdel
 H(z)
1  z 1 (2.1)
This linear model is used for stability and noise analysis of the FNPLL system. All of the
noise sources in the digital FNPLL, namely the reference phase noise, TDC quantization
error, DCO frequency quantization error, and DCO phase noise are represented by their
respective power spectral densities SREF , SqTDC , SqDCO , and SDCO . The total output phase
noise SOUT can be calculated using:
SOUT =
 2 tdelTRKTA  N G(z)
2 SqTDC+2KFTR(1 G(z))1  z 1
2 SqDCO
+ jN G(z)j2 SREF + j1 G(z)j2 SDCO (2.2)
where G(z) = LG(z)= (1 + LG(z)). Assuming uniform distribution for the quantization error,
it can be easily shown that SqTDC = TR=12 [LSB
2=Hz]. Equation (2.2) shows that the in-
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band phase noise (IBPN) is dominated by reference and TDC noise. This emphasizes the
benet of adding the time-amplier in order to suppress the TDC quantization noise by its
gain factor KTA.
Fractional divider quantization error qDS[k] is cancelled using DTC in the feedback path.
The LMS algorithm is used to determine the optimal KCAL that minimizes the mean square
value of E[k] (or equivalently eTDC[k]). When the PLL is locked, the output phase OUT is
given by:
OUT = (Nint + )  R = N  R (2.3)
Then we can write E[k] = DS[k]=N+ DTC[k] as a function of EQ[k] and S[k], where
EQ[k] is the integration of  quantization error qDS[k] and S[k] is the integration of the
 modulator input signal sDS[k]. Therefore E[k] is given by:
E[k] =
2
N
(S[k]  EQ[k]) + 2KDTC
TR
KCAL[k] EQ[k] (2.4)
Since output period TDCO = TR=N and eTDC[k] = E[k] KTDCTR=(2), where KTDC =
KTA=tdel is the eective TDC gain, then the TDC output is equal to:
eTDC[k] = TDCOKTDC S[k]  (TDCO  KDTCKCAL[k]) KTDC EQ[k] (2.5)
This means the optimum KCAL is equal to TDCO=KDTC. Based on the analysis in [28], the
recursive equation of LMS algorithm is used for convergence analysis as follows:
KCAL[k + 1] = KCAL[k]  LMS EQ[k] eTDC[k] (2.6)
By substituting (2.5) into (2.6), we get:
KCAL[k + 1] = KCAL[k]
 
1  LMSKTDCKDTCE2Q[k]

+ LMSKTDCTDCO
 
E2Q[k]  EQ[k]S[k]

(2.7)
Assuming KCAL[k] and EQ[k] are independent, then the expectation E

KCAL[k] E
2
Q[k]
	
=
E fKCAL[k]g E

E2Q[k]
	
, where E

E2Q[k]
	
is the variance 2EQ of EQ[k]. Since EQ[k] and S[k]
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are uncorrelated, then E fEQ[k] S[k]g = 0 and the expectation E fKCAL[k + 1]g is given by:
E fKCAL[k + 1]g = E fKCAL[k]g
 
1  LMSKTDCKDTC 2EQ

+ LMSKTDCTDCO 
2
EQ (2.8)
So the solution will be in the form of KCAL[k + 1] = KCAL[0] 
 
1  LMSKTDCKDTC 2EQ
k
,
which means to guarantee loop stability LMS has to satisfy 0 < LMSKTDCKDTC 
2
EQ < 2.
2.3.3 Performance Comparison
Time-domain mixed-signal simulations were performed to compare the performances of the
proposed TA-TDC- and BBPD-based PLLs. In all the simulations reference clock frequency
is equal to 50MHz and output frequency is 5.01GHz. The phase noise of the reference clock
and the DCO at 1MHz oset are -150dBc/Hz and -107dBc/Hz, respectively. The simulated
output phase noise plots of the BB-PLL with a bandwidth of 2MHz and 4MHz are shown in
Fig. 2.6(a). Peaking in the phase noise plot caused by limit cycle behavior is clearly visible
and as expected is more pronounced in the wider bandwidth case. The simulated output
phase noise plots of the proposed PLL for two dierent bandwidth conditions are shown in
Fig. 2.6(b). Because of its linear loop dynamics, no peaking was observed and the integrated
jitter is about 0.45psrms and 0.58psrms for a bandwidth of 2MHz and 4MHz, respectively. At
4MHz bandwidth condition, this represents an improvement of more than 2 compared to
the BB-PLL.
Sensitivity of loop bandwidth to reference clock jitter is quantied by plotting the output
phase noise for two dierent clock jitter conditions (see Fig. 2.7). Because BBPD gain is
inversely proportional to input jitter, loop gain and hence the loop bandwidth reduces from
2MHz to about 0.5MHz when the input jitter is increased from 0.8psrms to 3.2psrms. On
the other hand, the gain of the TA-TDC is independent of input jitter and as a result the
bandwidth remains almost constant even when the reference clock jitter is varied.
The settling behavior of the proposed PLL is compared to the BB-PLL in Fig. 2.8. Shown
on the top is the settling of DCO control word when the PLLs are started with an initial
phase oset of 750ps. As the phase error accumulates beyond the random noise limited
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Figure 2.6: Simulated output phase-noise spectrum, 5.003GHz output using 50MHz
reference, with dierent proportional gain settings for (a) conventional BBPD, and (b)
proposed narrow range TA-TDC.
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Figure 2.7: Simulated output phase-noise spectrum, 5.003GHz output using 50MHz
reference, with dierent reference noise jitter for (a) conventional BBPD, and (b) proposed
narrow range TA-TDC.
regime, the BBPD slews, which greatly increases the settling time. On the other hand, the
proposed PLL achieves lock in much less time due to the higher gain and wider range of the
TA-TDC. Using the output of the TA-TDC in LMS DTC gain calibration loop improves the
26
convergence time, compared to BBPD. As shown in Fig. 2.8, KDTC settles in about 270s
in case of BBPD which reduces to about 38s when the TA-TDC is employed. In both
cases, the LMS step-size parameter LMS is set to achieve the same mean squared error in
KCAL. This speed improvement is attributed to the improved LMS correlation process using
multi-bit error signal.
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Figure 2.8: Simulated settling behavior of (a) DCO control word and, (b) DTC calibration
factor.
2.4 Building Blocks
2.4.1 TA-TDC
Time amplication provides an attractive alternative to implement high resolution TDCs
[21,31]. Similar to a voltage amplier in pipelined ADCs, time-amplier (TA) amplies the
time residue to enhance the resolution of pipelined TDCs. For instance, TA is employed
in a two-step TDC in [21] and a sub-exponent TDC in [31]. However, the requirement for
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accurate amplication gain (KTA) in these architectures limits their practical usage in a high
performance fractional-N PLL. In view of this, we propose a one-step TA-based TDC whose
performance does not directly depend on KTA.
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Figure 2.9: Bock diagram of the proposed narrow range time-amplier based TDC.
The block diagram of the proposed narrow range high resolution TDC is shown in Fig. 2.9.
It consists of a time-amplier (TA) that amplies the input time dierence by a gain of KTA
and a conventional ash TDC that digitizes the TA output into 4 bits. The ash TDC is
implemented using a 3-state phase frequency detector (PFD) followed by a 4-bit delay line
based TDC that quantizes the phase dierence between the UP and DN outputs of the PFD
with a resolution of one inverter delay tdel. Because minimum inverter delay is about 12 to
15ps in 65nm CMSOS technology, KTA must be equal to 16 to achieve 1ps resolution for the
entire TA-TDC. With 4-bit output the linear range of the TA-TDC is equal to 8ps.
The TA shown in Fig. 2.10 is similar to the 2 gain stage reported in [31]. This fully-
symmetric architecture consists of cross-coupled inverters wherein each inverter has two
pull-down paths (main and dependent) to discharge the output node. Early input makes the
late input of the cross-coupled inverters slower by reducing the strength of the dependent
path, resulting in an amplied time dierence. The strength of the dependent path is
made programmable to achieve gain ranging from 1 to 16 using the 5-bit input control
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Figure 2.10: Schematic of the proposed fully-symmetric time-amplier (TA).
word, DTA. The linear input range of the TA is determined by the fall time of cross-
coupled inverters and can be easily designed to achieve higher than 50ps linear input range.
However, increased linear range comes at the expense of more noise. Post-layout phase noise
simulations of the TA indicate a noise oor better than -160dBc/Hz at 50MHz reference
clock. Transient noise simulation shows less than 10fsrms input-referred jitter. Monte-Carlo
post-layout simulation results show the standard deviation of the input referred time oset
is around 0.75ps. Beyond the linear range, the TA gain will drop gradually to reach unity, as
the dependent path will be switched-on during transition. As a result, the TA will function
as a buer during the PLL settling process and will not impact the operation.
A 4-bit TDC is implemented using delay line TDC architecture [4]. The TDC is designed
to have fully-symmetric characteristics with zero input referred time oset. Two identical 3-
bit TDCs, TDCP and TDCN, digitize TUP TDN and TDN TUP, respectively. The dierence
between TDCP and TDCN outputs yields the magnitude of the input time dierence, while
a separate BBPD determines the sign. The nal TA-TDC output ranges from -7.5 to +7.5
with a step size of 1, which allows the PLL to lock without phase oset. This will assure
that TA operates in the center of its linear range in steady state. Each of the 3-bit TDCs is
implemented using a conventional 7-stage inverter-based delay line in addition to 7 BBPDs
as time quantizers. The TDC resolution is equal to one inverter delay, which is about 15ps in
65nm technology. TDC nonlinearity is reduced by making rise/fall times small and matching
29
-7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7
-1
-0.5
0
0.5
1
D
N
L 
[L
SB
]
Quantizer Level
-7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7
-1
-0.5
0
0.5
1
IN
L 
[L
SB
]
Quantizer Level
Figure 2.11: Monte-Carlo post-layout simulated DNL and INL of TA-TDC: DNL [0.2LSB]
and INL [0.25LSB].
tLH and tHL propagation delays.
Non-linearity of the TA-TDC is a result of the non-linearity introduced either by the TA or
TDC. Quantization noise cancellation in the DTC greatly reduces the input range of the TA-
TDC. As a result, linearity requirements of the TA are greatly alleviated. The non-linearity
of TDC resulting from systematic and random osets of BBPDs in the TDC is minimized
by using sense-amplier based DFFs similar to [31]. High gain of the TA further suppresses
non-linear errors of the TDC when referred to the TA input. Monte-Carlo post-layout
simulation results show the standard deviation of BBPD input referred time oset is less
than 0.35ps. Fig. 2.11 shows Monte-Carlo simulation results of the linearity performance of
the entire TA-TDC (post-layout). The DNL and INL are 0.2LSB and 0.25LSB, respectively.
TA-TDC performance summary and comparison to state-of-the-art high resolution TDCs
are shown in Table 2.1. The proposed architecture leverages a high gain TA and simple
TDC architecture, to achieve sub-1ps resolution at low power consumption.
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Table 2.1: TDC Performance Summary
This Lee [32] Vercesi [33] Zanuso [7] Kim [34] Kim [22]
Work JSSC'08 JSSC'10 JSSC'11 JSSC'13 JSSC'14
Architecture TA+DL Two-step 2D Vernier Flash Two-step Pipelined
Technology [nm] 65 90 65 65 65 65
Supply [V] 1 1 1.2 1.2 1.2 1.2
Fs [MS/s] 50 10 50 40 200 250
Nbits 4 9 7 4 7 9
Resolution [ps] 0.9 1.25 4.8 3 3.7 1.1
DNL [LSB] 0.2 0.8 1 0.5 0.9 0.6
INL [LSB] 0.25 3 3.3 0.5 2.3 1.7
Nlinear [bits]* 3.68 7 4.9 3.41 5.28 7.57
Power [mW] 0.2 3 1.7 8 3.6 15.4
FoM** 0.31 2.34 1.14 18.81 0.46 0.32
Area [mm2] 0.045 0.6 0.02 0.04 0.02 0.14
*Nlinear = Nbits   log2(INL + 1), **FoM = Power=(2Nlinear  Fs) [pJ=conv:step]
The simulated gain variation of the TA-TDC across PVT variations is 25%. This varia-
tion will impact the loop gain of PLL and DTC calibration loop. The LMS step size (LMS)
is chosen to guarantee loop convergence as explained in section III-B. If the variation of PLL
bandwidth resulting from TA-TDC gain variations is high, bandwidth calibration techniques
reported in [35,36] can be used to overcome the variations.
2.4.2 Digitally Controlled Oscillator (DCO)
While the DTC-based fractional divider and TDC are the key elements in achieving wide
PLL bandwidth, the DCO presents its own design challenges to realize high performance
digital FNPLL. In this work, we exploit a hybrid DCO approach which is realized as the
combination of a DAC and a LC-VCO with a linear varactor. The schematic of the 14-bit
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Figure 2.12: LC-based DCO implementation.
LC DCO is shown in Fig. 2.12. A second order  modulator truncates the 14-bit control
word (DCTRL) to control 5-bit thermometer-coded current DAC. A second order RC post
lter suppresses the shaped quantization noise of the DAC and controls VCO varactors.
The eective resolution of the DCO is around 5kHz/LSB which is equivalent to less than
10ppm. Unlike [9], which uses low VCO gain (KVCO) of only 3MHz/V, this design employs a
KVCO of 100MHz/V to ensure that the PLL does not lose lock across a wide range of voltage
and temperature variations. However, larger KVCO increases the contribution of  DAC
quantization noise to output phase noise. To mitigate this, the in-band quantization error
of the  modulator is reduced by: (a) increasing oversampling ratio of the  modulator
by clocking it at a frequency of s 150MHz, which is obtained by dividing the DCO output
by 32, (b) using a 5-bit (as opposed to 1-bit) current-mode DAC. Unit cells in the DAC are
sized to improve static linearity while dynamic non-linearity is reduced by using thermometer
coding, adding a DFF in each cell, and matching clock routing. The poles of the RC lter
are set to 16MHz and 32MHz to suppress the shaped noise with minimum impact on the
PLL stability even at wide bandwidth setting of 3MHz.
The VCO is implemented using CMOS cross-coupled architecture and is optimized for
low power as the phase noise requirement is relaxed by the wide loop bandwidth. The VCO
core power consumption is less than 1mA. The 1.4nH inductor is implemented using 2 turns
of top thick metal and has a simulated quality factor of 16. The output frequency is tuned
from 4.4 to 5.2GHz using two scaled banks of capacitors; 4-bit MIM capacitor bank provides
the coarse control while 4-bit MOS capacitor bank provides the ne control, resulting in a
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nominal coarse and ne step of around 70MHz and 10MHz, respectively. This segmentation
guarantees 50% overlap between the coarse and ne banks to cover process variations. The
resolution of the ne capacitor bank is chosen to be much less than the frequency tuning by
the  DAC, so that the PLL locks near  DAC mid-range. This will allow more range
for VCO temperature and supply variations after the PLL is locked.
2.4.3 Fractional Divider
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Figure 2.13: Proposed truly fractional divider.
The DCO output is divided using a 27-bit fractional divider, 7-bit integer FCWI and
20-bit fractional FCWF shown in Fig. 2.13. It is composed of a 6 stage multi-modulus
divider (MMD) with extended division range from 32 to 127. The rst divide-by-2/3 cell
is implemented using TSPC DFFs to reduce the power consumption, while the other ve
cells are implemented using standard CMOS latches. The MMD is followed by a 9-bit DTC
implemented using an 8-stages digitally controlled delay line (DCDL). The 20-bit fractional
word, FCWF, is truncated to 9-bit using second-order  modulator cascaded by a 9-bit
rst-order  modulator. A rst-order error feedback modulator is adopted because it
reduces the required DTC range to only one TDCO without aecting fractional spur level [7].
Error feedback architecture simplies the digital implementation as it provides the divider
control directly as the accumulator carry output, and it provides directly the accumulated
quantization error Eq[k] as the accumulator sum output. The TDC output is correlated with
Eq[k], then accumulated to nd the optimum DTC scale factor. An IIR low-pass lter is used
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to further smooth the scale factor signal. Using a single range DTC instead of coarse-ne
DTC architecture in [9] simplies the implementation of QNC.
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Figure 2.14: The 9-bit digitally controlled delay line (DCDL) block diagram.
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Figure 2.15: Post-layout Monte-Carlo simulations for the DCDL integral nonlinearity
(INL).
A 9-bit DCDL is implemented using a cascade of 8 identical digitally controlled delay
cells [27] shown in Fig. 2.14. It provides about 256ps incremental delay, to cover the minimum
operating frequency of 4.4GHz across PVT variations. Eight delay stages are used instead of
one large delay cell as in [9] to ensure fast rise and fall times and to reduce DCDL noise and
sensitivity mismatches. Each delay cell consists of a CMOS inverter loaded with a tunable
64-unit capacitor bank followed by another inverter to restore fast rise and fall times. As
shown in Fig. 2.14, the 6MSBs of the delay control word drives 63 capacitors in all delay
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cells, while each of the 3LSBs control one unit capacitor in dierent delay cells. Post-layout
Monte-Carlo simulations shown in Fig. 2.15 indicate maximum INL of less than 3ps of delay
deviation, where the LSB resolution equals to about 0.5ps.
2.5 Measurement Results
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Figure 2.16: Detailed block diagram of the proposed digital FNPLL.
The proposed digital FNPLL depicted in Fig. 2.16 was fabricated in 65nm CMOS process
and its die photograph is shown in Fig. 2.17. It occupies 0.22mm2 active area, of which the
proposed TA-TDC occupies only 0.045mm2. The overall power consumption is less than
3.7mW of which the TA-TDC consumes less than 0.2mW while operating from 1V supply
voltage. A 50MHz external reference clock has been used in testing. It has an integrated
jitter of 0.8psrms and a noise oor of -147dBc/Hz. The measured phase-noise of the digital
FNPLL at 4.5GHz is shown in Fig. 2.18 for a conventional BBPD and the proposed TA-
based TDC. Using the proposed TA-TDC, the PLL achieves an integrated jitter of 0.44psrms
which is 2x lower than a conventional BBPD of 0.84psrms. This result also shows that about
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Figure 2.17: Die photograph.
9dB in-band phase-noise improvement is achieved while using the TA-TDC.
Proposed 
TA-TDC
Jitter = 842fsrms (10kHz-20MHz)BBPD
9dB
Jitter = 444fsrms (10kHz-20MHz)
Figure 2.18: Measured phase noise of the digital FNPLL at 4.5GHz for (a) conventional
BBPD, and (b) proposed TA-TDC.
Fig. 2.19 shows the measured phase-noise for dierent bandwidth settings, from 0.75MHz
to 3MHz, at 4.5GHz output. The bandwidth is controlled by changing the gain of the
proportional path Kp. Even for a wide bandwidth setting of 3MHz (v Fref=16 ), no peaking
36
103 104 105 106 107 108
-140
-130
-120
-110
-100
-90
-80
Ph
as
e 
N
o
is
e 
[dB
c/
H
z]
Frequency [Hz]
 
 
K
P
=2
K
P
=4
K
P
=8
Jitter=455fsrms
Jitter=403fsrms
Jitter=528fsrms
In-band noise 
< -106dBc/Hz
KI = KP /16
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Figure 2.20: Measured rms integrated jitter as a function of output fractional frequency
oset.
or limit cycle behavior is observed in the output spectrum, and the proposed TA-TDC
achieves an in-band noise of -106dBc/Hz. At 1.5MHz BW, an excellent integrated jitter
of 0.4psrms is achieved which slightly increases to 0.45psrms and 0.53psrms for bandwidth of
0.75MHz and 3MHz, respectively. For the low bandwidth setting (Kp=2), the DCO noise is
not adequately ltered. As a result, it exceeds the in-band noise oor which should be limited
by reference and TDC noise. The measured in-band noise oor is better than -106dBc/Hz
at 4.5GHz output frequency. The measured integrated jitter is plotted as a function of
output fractional frequency oset, shown in Fig. 2.20, indicating a worst-case jitter less than
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0.49psrms. The slight increase in jitter at small fractional frequency osets is due to in-band
fractional spurs generated due to DCDL integral non-linearity (INL).
Out-of-band frac spur In-band frac spur
(b)(a)
(d)(c)
BW=0.75MHzBW=0.75MHz
BW=2.5MHzBW=2.5MHz
Out-of-band frac spur In-band frac spur
Figure 2.21: Measured output spectra for (a) out-of-band fractional spurs and 0.75MHz
bandwidth, (b) in-band fractional spurs and 0.75MHz bandwidth, (c) out-of-band fractional
spurs and 2.5MHz bandwidth, and (d) in-band fractional spurs and 2.5MHz bandwidth.
The measured phase noise spectra for 0.75MHz and 2.5MHz bandwidths are shown in
Fig. 2.21 for the in-band and out-of-band fractional spurs. For 0.75MHz bandwidth, the
proposed fractional-N DPLL achieves an integrated jitter of 423fsrms and 448fsrms, for out-
of-band and in-band spurs, respectively. When the bandwidth is increased to 2.5MHz, the
integrated jitter increases only by about 85fs, thanks to the ne resolution of the proposed
TA-TDC. Fig. 2.22 shows the measured output spectrum of the proposed PLL with 392kHz
in-band fractional spurs. The in-band fractional spur is -52.2dBc. This excellent spurious
38
52dB
Figure 2.22: Measured output spectrum at 4.5GHz output frequency and 392kHz fractional
oset.
performance, compared to [9], is achieved due to the better linearity of the proposed DTC
architecture, without using complex non-linearity calibration [37]. The measured reference
spur is less than -69dBc. The integrated jitter was measured for dierent values of the
output frequencies from 4.4GHz to 5.2GHz, and the results are shown in Fig. 2.23 for dif-
ferent bandwidth values. The integrated rms jitter varies by less than 100fs over the output
frequency range.
The performance summary and comparison with state-of-the-art low jitter fractional-N
PLLs are shown in Table 2.2. The proposed architecture achieves the best reported jitter
of 0.55psrms at 3MHz BW compared to [7, 10]. Plotted in Fig. 2.24 is the worst-case inte-
grated jitter performance versus power consumption which is reected in a gure of merit
(FoMJ) [38] . The proposed digital FNPLL achieves the best FoMJ of -240.5dB compared to
state-of-the art digital and analog FNPLLs. It achieves at least 8dB better than other re-
ported digital FNPLLs when the in-band phase noise is included in FoMIBPN. The proposed
architecture achieves excellent spurious performance along with the best power eciency of
0.82mW/GHz.
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Figure 2.23: Measured rms integrated jitter as a function of the output frequency for
dierent bandwidth settings.
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Figure 2.24: FoM comparison.
2.6 Conclusion
A digital fractional-N PLL that achieves wide bandwidth and low jitter is presented. The
proposed PLL employs a 9-bit DTC-based fractional divider that alleviates TDC dynamic
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range requirements. A high-resolution low-power time-amplier-based TDC (TA-TDC) is
used to achieve low in-band noise and PLL wide bandwidth. The proposed TDC maintains
linear loop dynamics with programmable PLL BW and faster DTC-gain calibration. The
measured results indicate an excellent jitter performance at low power consumption, low
in-band phase noise and wide PLL BW with no limit cycles.
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CHAPTER 3
A 2.0-5.5 GHZ RING-BASED DIGITAL FNPLL WITH
EXTENDED RANGE MMD
3.1 Introduction
Fractional-N phase locked loops (FNPLLs) are widely used in large digital systems such
as modern processors and in almost all wireless and wireline transceivers. FNPLLs can
synthesize output frequency, FOUT, that is a fractional multiple, N +  (N is an integer,
 is a fraction 0 <  < 1), of xed reference crystal oscillator frequency, FREF (FOUT =
(N+)FREF). By varying N and , FNPLLs are used to generate variable frequency clocks
needed to implement nely granular dynamic frequency scaling in energy ecient processors
[40], to generate local oscillator signals in wireless transceivers [4], to perform clock and data
recovery [41], or to implement single-chip multi-standard-compliant wireline transceivers
capable of operating across a wide and continuous range of data-rates [42{45].
Typically, FNPLLs are implemented using the classical analog charge pump PLL archi-
tecture to meet jitter and spurious performance requirements. However, they require a large
capacitor to implement the loop lter, which incurs a large area penalty. Further, low sup-
ply voltage and transistor imperfections in deeply scaled CMOS process also detrimentally
impact the performance of the charge pump and degrade FNPLL performance. To allevi-
ate these drawbacks, FNPLLs are being implemented using highly digital architectures that
obviate the need for large capacitors and charge pumps. A digital FNPLL is obtained from
a conventional charge-pump FNPLL by replacing the phase detector/charge-pump, and the
analog loop lter, by a time-to-digital converter (TDC), and a digital loop lter (DLF),
* c 2016 IEEE. Part of this chapter is reprinted, with permission, from A. Elkholy, S. Saxena, R.
K. Nandwana, A. Elshazly and P. K. Hanumolu, \A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital
Fractional-N PLL With Extended Range Multi-Modulus Divider," in IEEE J. of Solid-State Circuits, vol.
51, no. 8, pp. 1771-1784, Aug. 2016.
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respectively. A digital-to-analog converter (DAC) converts output of the DLF (DC) to a
control voltage (VC) of the VCO as depicted in Fig. 3.1(a).
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Figure 3.1: (a) Digital FNPLL architecture using either ring- or LC-VCO. (b)
Figure-of-merit (FOMJ) of state-of-the-art LC- and ring-based digital FNPLLs.
A digital FNPLL, in principle, oers several advantages over its analog counterpart in
terms of loop dynamics recongurability, scalability to newer process, and smaller silicon
area. As a result, digital FNPLLs are particularly well suited for variable and exible
clock generation in area-sensitive application such as multi-core processors, chip-to-chip I/O
interfaces, and SoCs platforms [40]. However, in practice, quantization errors introduced
by the fractional divider (FDIV), TDC, and DAC degrade digital FNPLL performance.
As a result, jitter performance of digital FNPLLs, especially those using ring oscillators,
is grossly inferior to their analog counterparts [40, 46{50]. Ring oscillators are extremely
low-cost, scalable, and can inherently provide multiple phases with a wide tuning range.
A compact ring-based FNPLL with a wide output frequency range can be independently
utilized per a microprocessor core [40] or a full exible I/O transceiver lane [43]. However,
ring voltage controlled oscillators (VCOs) fundamentally have poor phase noise performance
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compared to LC VCOs. While fractional-N multiplying delay locked loops (MDLLs) [51]
can achieve wider bandwidth (BW) than FNPLLs, they have speed limitation due to the
use of selection logic which limits the maximum frequency range.
In view of this, we seek to improve the performance of ring oscillator based digital FNPLLs
using a combination of architectural- and circuit-level techniques. To this end, a wide BW
ring-based digital FNPLL with a wide output frequency range is presented. The proposed
FNPLL achieves low power, low jitter performance, by using highly digital/synthesizable
enhancement techniques [52]. The quantization errors of TDC and FDIV are suppressed
by using a time amplier (TA) [53] and digital-to-time converter (DTC)-based FDIV noise
cancellation [9, 53], respectively. Furthermore, a dual-path digital loop lter architecture is
proposed to resolve the DAC quantization noise challenge, which is stressed by the large gain
of ring VCOs. This architecture also helps to mitigate the limit cycle behavior, typically
associated with digital PLLs, and achieves wide PLL BW (> 0:1FREF) to maximize suppres-
sion of ring VCO phase noise. To attain a wide output range of 2.0-5.5GHz, a multi-modulus
divider (MMD) with wide programmable division range is required. However, using a con-
ventional extended range MMD [54], the fractional operation fails at boundaries extension
with a division factor changing between N and N + 1. In this work, we propose a modied
extended range MMD that enables seamless switching at the boundaries extension. The
prototype digital FNPLL achieves 1.9psrms integrated jitter while consuming only 4mW at
5GHz. It achieves a jitter-power gure-of-merit (FoMJ) of -228.5dB, which is the best among
all reported ring-based FNPLLs.
The rest of the chapter is organized as follows. Section 3.2 entails the design trade-os of
ring-based digital FNPLLs. Design details of the proposed ring-based FNPLL are described
in section 3.3. Design and analysis of an extended range multi-modulus divider is presented
in section 3.4. The circuit implementation of critical building blocks of the digital FNPLL is
illustrated in section 3.5. The measured results from the test chip are shown in section 3.6.
Finally, the key contributions of this chapter are summarized in section 3.7.
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3.2 Ring-Based Digital FNPLL Design Tradeos
There are four primary sources of output jitter in a digital FNPLL, namely, quantization
error of TDC, DAC,  fractional divider (FDIV) and phase noise of VCO. The impact of
these quantization errors can be mitigated by noise cancellation or suppression techniques.
Suppressing quantization errors introduces conicting bandwidth (BW) requirements, which
typically results in an increase in the power consumption. To elucidate this further, the TDC
and FDIV quantization errors are low-pass ltered, while VCO phase noise is suppressed
by a high pass transfer function. Due to this conicting BW requirement, low noise digital
FNPLLs either employ a high resolution TDC or a low noise oscillator, both of which increase
power dissipation. In view of this, all digital FNPLLs with reasonable output jitter have
employed LC VCOs [5, 9, 53] as they exhibit superior phase noise performance and power
eciency compared to ring-based VCOs. This can be quantied by a widely used VCO
gure-of-merit (FoMOSC) dened as:
FoMOSC =  L (!) + 10 log
 !o
!
2
 1
PmW

(3.1)
where !o is the VCO frequency, L (!) is the phase noise at oset !, and PmW is the
oscillator power consumption in mW. FoMOSC of LC VCOs is fundamentally higher than
ring VCOs [55], which is manifested by about 20dB performance gap in a recent survey [56].
This translates to a similar performance gap of at least 25dB in the FoMJ of state-of-
the-art ring- and LC-based FNDPLLs (see Fig. 3.1(b)). However, LC VCOs have several
drawbacks: rst, they require thick metal layers, large silicon area, and do not scale with
CMOS process. Second, LC VCOs with high quality factor (Q) have a very narrow tuning
range. Additionally, generation of multiple clock phases requires additional circuitry of
quadrature VCOs [57], I/Q dividers [44], poly-phase lters [45], or delay locked loops (DLLs)
[42]. Therefore, LC VCOs are not preferred for area-sensitive applications that require
multiple clock phases and/or wide output frequency range.
Fig. 3.2(a) shows the simulated phase noise of a ring-based digital FNPLL when the PLL
BW was chosen low enough to make the contribution of quantization errors to the output
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Figure 3.2: Simulated digital FNPLL phase noise plots for two cases of bandwidths: (a)
low bandwidth to suppress quantization error, and (b) high bandwidth for VCO phase
noise suppression.
phase noise negligible. In this particular example, we assumed a second order -based
FDIV, a conventional TDC with a 15ps resolution, a 5-bit DAC driven by a second order
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 modulator clocked at 156MHz, and a KVCO of 1GHz/V. The BW is chosen to be about
500kHz and the reference frequency is 50MHz with the free running ring VCO phase noise of
-87dBc/Hz at 1MHz oset. Due to the low BW, the total output phase noise is dominated
by the VCO phase noise, resulting in a large integrated jitter of about 6.7psrms. In the
other extreme case, when the PLL BW is increased to as high as 5MHz ( FREF=10), VCO
phase noise is suciently suppressed as depicted in Fig. 3.2(b). However, output phase noise
is dominated by quantization errors from TDC, FDIV, and DAC. The integrated jitter is
larger than 16psrms in this case. The large frequency drift across temperature of ring VCOs
mandates a large gain (KVCO t 1GHz=V) to maintain lock across temperature. This leads
to a higher impact of DAC quantization noise at the PLL output.
3.2.1 Quantization Noise Cancellation
Digital quantization noise cancellation (QNC) techniques are used to cancel FDIV quanti-
zation error at the output of the TDC [5], thereby greatly reducing its impact. For accurate
cancellation, the cancellation gain is computed in background using an all-digital least-mean
square (LMS) correlation technique. In this architecture, the wide dynamic range require-
ment of the TDC increases its power consumption and compromises its linearity performance,
and consequently degrades jitter and spurious performance of the digital FNPLL. Addition-
ally, the TDC must have ne eective resolution (tres) to achieve low in-band phase noise.
Assuming the TDC quantization noise (SqTDC) is uniformly distributed, the output phase
noise due to TDC (STDC) can be calculated as [53]:
STDC = jNTFTDC(f)j2 SqTDC =

2 tresNG(f)
TREF
2


1
12FREF

(3.2)
where NTFTDC(f) is the noise transfer function of TDC noise to the output, and G(f) is
the unity-gain PLL close loop transfer function. Our objective is to develop low power
BW extension techniques to suppress ring-VCO phase noise and leverage its merits of wide
range, multi-phases, and low cost, while achieving performance close to LC-based PLLs. The
proposed architecture with DTC-based fractional divider, narrow range high resolution TDC,
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and dual-path loop lter architecture mitigates quantization errors in digital fractional-N
PLLs. It enables wide BW operation up to FREF=8 to suppress ring VCO phase noise.
3.3 Proposed Digital FNPLL Architecture
The detailed block diagram of the proposed digital fractional-N PLL (FNPLL) is depicted
in Fig. 3.3. A time amplier (TA) magnies the input phase dierence between reference
and feedback clocks, which is then digitized using a 4-bit coarse delay-line based TDC.
The implementation details of the TA-TDC are similar to [53]. The PLL has a type-II
response using a proportional-integral loop lter structure. The thermometer-coded TDC
output directly controls the digitally controlled ring oscillator (DCRO) and implements a
fast proportional control. The slow integral control path accumulates the 4-bit binary TDC
output, which is synchronized to the  DAC clock (FDS), and scaled by KI. The DTC is
added in the feedback path to cancel  quantization noise in time domain and implement
a truly fractional divider [9]. This limits input range of the TDC and as a result, it operates
in the random noise limited region, as the reference and feedback clocks are now aligned as
in the case of an integer-N PLL. Consequently, the wide dynamic range requirement of the
TDC is alleviated, and a low power, high resolution, narrow range TDC can be used [52,53].
The output of the TDC is used in a LMS correlation algorithm to scale the DTC gain needed
to implement precise QNC. Using the QNC scheme and a high resolution TDC (2ps), both
in-band and out-of-band phase noise performance are greatly enhanced. As a result, at a
wide PLL BW of FREF=10, which is about 5MHz in this example, the output integrated
jitter is reduced to about 2.5psrms. Further improvement in jitter performance is possible by
mitigating DAC quantization noise, which dominates phase noise above 10MHz osets.
3.3.1 Dual-Path DAC
The conventional implementation of a digital loop lter encompasses adding the proportional
and integral paths in digital domain as illustrated in Fig. 3.4(a). The output of the loop
lter is mapped using a DAC to control the VCO frequency. The output phase noise due to
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DAC (SDAC) can be calculated using:
SDAC = jNTFDAC(f)j2 SqDAC =

VDAC sinc (f=FS)
2mDAC
 KVCO (1 G(f))
f
2


1
12FS

(3.3)
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where NTFDAC(f) is the band-pass noise transfer function of DAC noise to the output, SqDAC
is the DAC quantization noise, VDAC is DAC full-scale voltage range, mDAC is DAC number
of bits, and FS is DAC sampling frequency. The sinc(f=FS) term is due to the DAC zero-
order hold for discrete-time to continuous-time conversion. As the required VCO frequency
range increases, larger KVCO is used, and so a higher resolution DAC is needed to reduce
the impact of its quantization noise. In order to reduce the hardware complexity of high
resolution DACs [5, 58],  DAC architecture is typically employed in DPLLs [40, 59, 60],
where a digital  modulator with order (p), usually clocked at a higher sampling frequency
FDS, drives a single- or a multi-bit DAC (mDAC) to shape the quantization noise as shown
in Fig. 3.4. The output phase noise due to quantization error of  DAC can be expressed
as:
SDAC =

VDAC sinc (f=FDS) HLPF(f)
2mDAC
 KVCO (1 G(f))
f
2


1
12FDS



2 sin

f
FDS
2p
(3.4)
A low-pass lter, HLPF(f), helps to suppress DAC shaped noise. Fig. 3.5(a) shows the
magnitude response of NTFDAC(f). But HLPF(f) adds loop latency and may impact PLL
stability at wide BW setting. To quantify this, behavioral simulations were performed
at 5GHz output using a 50MHz reference, and the following parameters: 5MHz PLL BW,
KVCO =1GHz/V, VDAC =0.7V, mDAC =5bits, FDS =156MHz, and second order lter HLPF(f)
with poles at 16MHz and 32MHz. The limit cycle behavior increases the output integrated
jitter to 3.5psrms as opposed to 2.5psrms calculated using the linear model. Increasing the
oversampling clock frequency FDS by four times to 624MHz reduces DAC noise and a 2psrms
integrated jitter can be achieved. But this increases DAC power consumption by four times.
Besides, it may degrade the dynamic linearity performance of the DAC. Static and dynamic
DAC non-linearity folds shaped quantization noise into in-band, and may limit the overall
PLL phase noise performance. Fig. 3.5(b) plots the simulated output integrated jitter versus
DAC non-linearity.
Reducing the low-pass lter, HLPF(f), bandwidth helps to reduce the impact of DAC
imperfections, but as mentioned earlier, it also increases loop delay. To circumvent this,
VCO control is split into two paths: a fast proportional control path with a small VCO gain
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KPP, and a slow integral control path with a large KVCO as shown in Fig. 3.4(b). A fast
4-bit Nyquist DACP directly controlled by TDC output helps to minimize loop latency and
eliminates any limit cycle behavior. This limits jitter peaking even with a very wide BW of
FREF=8. The PLL loop BW is mainly dened by the proportional control KPP as expressed
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by loop gain transfer function:
LG(s)  TREFKPP
sN tres


1 +
KI
s TREF
 VDAC
2mDAC
 HLPF(s)KVCO
KPP

(3.5)
This architecture decoupled DACI ltering from loop BW. Hence, DACI quantization
noise can be aggressively ltered as illustrated by the NTFDAC(f) in Fig. 3.5(a). Dual-path
loop lter architecture was used in the context of analog PLLs [61{65] to set the integral
and proportional path gains independently. In [60], dual-path was exploited to implement
integral path in digital domain in a hybrid PLL architecture. Both these architectures are
susceptible to static phase oset due to mismatch between integral and analog proportional
paths. In our architecture, both proportional and integral paths are implemented digitally
and are driven by the same TDC. This greatly reduces the phase oset between the two
paths.
Using the dual-path DAC structure, where the lter poles are set at 1MHz and 10MHz,
and a PLL BW of 5MHz, DAC quantization noise is greatly ltered well below VCO phase
noise. This aggressive ltering also helps to reduce the impact of DAC non-linear errors
as demonstrated in Fig. 3.5(b). Output phase noise of the proposed fractional-N PLL is
plotted in Fig. 3.6, where it is now only dominated by VCO phase noise. The simulated
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output integrated jitter is about 1.65psrms. Further improvement in jitter performance is
only possible by further increasing PLL BW at the expense of a higher reference frequency.
Next, we will discuss the implementation details of the proposed extended range MMD and
other key building blocks.
3.4 Extended Range Multi-Modulus Divider (MMD)
The proposed fractional-N PLL provides a wide range of output frequencies (2.0-5.5GHz) and
can operate with a reference clock in a frequency range of 50MHz-100MHz. A programmable
divider with a wide division range (20-110) is needed to achieve this. The pulse swallow
divider architecture [66] can provide such a wide programmable division range [67] using a
dual-modulus prescaler and two synchronous counters. However, it consumes high power
as it relies on high speed synchronous counters. In [68], a multi-modulus divider (MMD)
architecture was proposed, in which a series of divide-by-2/3 cells are connected similar to a
ripple counter. The power consumption is reduced signicantly because: (a) clock frequency
scales down through the divider chain and (b) there is no need for any intermediate clock
buers. Further, the modular nature of the MMD also helps to minimize design time and
to optimize layout oor-plan. The division range of MMD can be expressed as:
N = 20P0 + 2
1P1 + :::+ 2
n 1Pn 1 + 2n (3.6)
where n is the number of divide-by-2/3 cells and P is the n-bit division control signal.
The division range of this conventional MMD is limited to 2n to 2n+1   1 (e.g. for n = 6,
division range is from 64 to 127), which is not sucient for PLLs with a wide output range.
The division range can be extended by deactivating the last stage using OR gates [54].
However, this approach is susceptible to erroneous division operation when the division
factor is dynamically changed as is the case in a fractional-N PLL. For example, when
division factor switches from 63 (5-stages) to 64 (6-stages), the six divide-by-2/3 stage needs
to be activated back and forth. Under this condition, undened state of the deactivated cell
may cause fractional operation to fail. We further elucidate this particular issue next and
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present an alternate MMD architecture to overcome it.
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To arrive at the proposed MMD architecture, it is interactive to rst consider the operation
of a standard divide-by-2 circuit shown in Fig. 3.7(a). It is composed of a positive D-latch
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(LP) and a negative D-latch (LN) connected in a feedback conguration. The outputs of LP
and LN latches are denoted by QP and QN, respectively. Each latch can be in zero, one, or
transparent state, and the divider state, dened as [QN,QP], is determined by the state of
non-transparent latches [67, 69]. There are two P-states when clock is high (') and two N-
states when clock is low ('). Input clock signal (Fin) triggers state transitions as illustrated
in the state diagram of Fig. 3.7(b). Next states can be found using: Q+P = QN, and Q
+
N = QP.
The cycle repeats after four state transitions (i.e. two clock cycles) resulting in both QN and
QP to represent a divide-by-2 clock output but with quadrature phase dierence.
A basic divide-by-2/3 circuit depicted in Fig. 3.8(a) divides by 2 when the control signal
P = 0, and by 3 when P = 1. The divide-by-2/3 circuit consists basically of two posi-
tive latches, namely LP1 and LP2, and two negative latches, namely LN1 and LN2. The
latches' outputs are dened as QP1, QP2, QN1, and QN2 and the divider state is dened as
[QN1QN2,QP1QP2], where the next state is calculated using: Q
+
P1 = QN1 QN2, Q+N1 = QP1,
Q+P2 = QN1, and Q
+
N2 = QP2  P. In case of P = 0, latch LN2 input is set to zero, and the
circuit behaves as a standard divide-by-2 circuit. The output signal MOUT = QP2, is just a
delayed version of QN1 (by half clock cycle). There are four allowed states; the shaded states
represent states with MOUT = 1. In case of P = 1, latch LN2 is active, QN2 is a delayed
version of QN1 (one clock cycle). As a result, a slower feedback is added to the main feed-
back signal QN2 using a NOR gate, and latch LP1 input is held zero for two clock cycles (as
opposed to one). The state diagram is illustrated in Fig. 3.8(c), where division cycle repeats
after six state transitions (i.e. three clock cycles). The output signal MOUT = 1 represents
a divide-by-3 clock with 33% duty cycle.
The divide-by-2/3 circuit used in MMD [54] has a modulus control (MIN) as shown in
Fig. 3.9(a). It uses an extra AND gate, such that it divides-by-3 only when both control
inputs P and MIN are high. The next state of LP2 is updated as: Q
+
P2 = QN1 MIN. When
MIN = 0, the lower feedback path is disabled and the circuit behaves as a divide-by-2 circuit
(i.e. FOUT = FIN=2) and output signal MOUT is set to zero. Fig. 3.9(b) shows a complete state
diagram of the divide-by-2/3 circuit. It combines the state diagrams in Fig. 3.8 and adds an
extra state [QN1QN2,QP1QP2]=[10; 00]=[2; 0] to account for MIN = 0 case. By dynamically
controlling MIN signal, higher division factors can be realized by exploiting the inner loop
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Figure 3.9: (a) Block and (b) state diagrams for a divide-by-2/3 cell with modulus control
MIN.
entailing states [2; 0], [0; 0], [0; 2], and [2; 2]. Division range from 4 to 7 can be realized
by cascading two divide-by-2/3 cells. To extend division range from 2 to 7, an OR gate is
inserted to bypass the second stage [54] in case of divide-by-2 or 3 as shown in Fig. 3.10(a).
In this case, MSB of the 3-bit control signal (P2 = 0) sets the modulus control M1 = 1.
The detailed timing diagrams for division operations from 2 to 7 are shown in Fig. 3.11,
where the states of both stages are highlighted around their input clocks (CLKIN and F1).
For example, during divide-by-4 operation, control signal is (P2P1P0 = 100) and the state
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Figure 3.10: (a) Conventional two-stage extended range MMD, and (b) proposed two-stage
extended range MMD with seamless switching.
transition path of rst stage repeats with the following sequence: [2; 1], [0; 1], [0; 2], [2; 2],
[2; 0], [0; 0], [0; 2], [2; 2].
In fractional-N PLLs, MMD division factor changes dynamically according to the output
of  modulator. Hence, it is critical to load the P-control signal on the positive edge,
such that it remains xed during the whole division operation as shown in Fig. 3.10(a).
As mentioned earlier, when the division factor changes across extension boundaries (e.g. P
changes from 3 to 4), the rst division operation fails as illustrated by the timing diagram in
Fig. 3.12(a). Because the bypassed second stage is dividing F1 by 3, its state keeps changing
and is not controlled each time extension is enabled. Therefore, modulus control signal M1
changes incorrectly and starts the divide-by-4 operation from an unknown state ([2; 0] in
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Figure 3.11: Timing diagrams of the two-stage MMD for dierent division operations from
2 to 7.
this example), instead of state [2; 1]. As a result, the rst half of the divide-by-4 operation
(i.e. two clock cycles) is bypassed, resulting in a glitch and eectively a wrong divide-by-5
operation.
By observing the second stage behavior during division operations from 4 to 7 (see
Fig. 3.11), we identify that state [2; 1], which indicates the start of division operation, is
common to all four cases. This state resides before CLKOUT goes high and the new P con-
trol factor is loaded. Therefore, when the second stage is bypassed, we resets its state to
[2; 1], so as to achieve seamless switching when the extension is enabled. The proposed MMD
with a division range from 2 to 7 is shown in Fig. 3.10(b), where a reset port (RSTB) is added
to deactivate the second stage when the lower division range (2 to 3) is used (RSTB = P2).
The same modied cell can also be used in the rst stage to ensure that the rst division
operation on start-up is correct. Fig. 3.12(b) shows the timing diagram of the proposed
MMD when the division factor is switched from 3 to 4. Now, the state of the second stage
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Figure 3.12: Timing diagrams of the two-stage MMD when division factor changes from 3
to 4 in case of (a) conventional MMD, and (b) proposed MMD with seamless switching.
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Figure 3.13: Detailed block diagram of the proposed MMD with seamless switching across
a wide division range from 16 to 127.
remains xed to [2; 1] during the divide-by-3 operation. When P changes from 3 to 4, the
second stage is activated (RSTB = 1) to perform a divide-by-2 operation. In this example,
its state is changed to [0; 1] as P1 = 0 and to [1; 1] if P1 = 1 for divide-by-6 or 7 operation.
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Compared to solutions [69, 70] that use multiplexers and extra logic to ensure seamless
switching across only one extension boundary, the proposed solution has minimum added
hardware and can be generalized to realize seamless operation across multiple extension
boundaries. Fig. 3.13 shows a detailed block diagram of the proposed extended range MMD.
It is composed of six divide-by-2/3 cells with a reset port plus extension control logic with
a reload register. It is crucial to use proper clock signal to update the new P control factor
as described before. Therefore, for a division range from 16 to 63, the fth stage can be
switched back and forth, and the modulus M3 clock is used to reload the new P control
factor. The modulus M4 clock is used for a division range from 32 to 127. A 2x1 multiplexer
is used to select the output clock according to the required range. The MMD operates with
an input clock frequency of up to 6GHz, where the rst divide-by-2/3 cell is implemented
using true single phase clocked (TSPC) DFFs to reduce the power consumption, while the
other ve cells are implemented using standard-cell CMOS latches.
3.5 Building Blocks
3.5.1 Digitally Controlled Ring Oscillator (DCRO)
The schematic of the proposed split-tuned digitally controlled ring oscillator (DCRO) is
shown in Fig. 3.14. The ring-VCO core is composed of four pseudo-dierential delay cells.
Each delay cell is implemented using two current-starved CMOS inverters with a resistor
feed-forward coupling (RF) for dierential operation. The current drawn by the delay cells
combines the proportional and integral paths to control the oscillator frequency. For the
fast proportional path, the 15-level thermometer-coded TDC output (DP) directly controls
the DCRO frequency through a 4-bit current-mode DACP. The cell current can be varied
to control the PLL bandwidth. The 14-bit accumulator output, DI, of the slow integral
path is truncated to 5-bits using a second order error-feedback based digital  modulator.
The output of  modulator is converted to 31-levels thermometer-code to minimize the
dierential non-linearity (DNL) of the 5-bit current DACI. Unit cells in the DAC are sized
to improve static linearity, while adding a DFF in each cell and matching clock routing
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improves dynamic linearity. The output control current of DACI is converted to voltage by
programmable resistor R1, where the voltage control range is maximized. The frequency
range of the integral control has to be large enough to maintain DPLL lock across tempera-
ture variations. At 5GHz, simulation results show the VCO frequency varies about 300MHz
(6%) as temperature changes from  40C to 125C. The current source transistor M1 is
sized to realize a large KVCO of 1GHz/V to maintain lock across temperature. A third order
low pass lter with the third pole located at the drain of current source transistor, M1,
suppresses the shaped quantization error. The bandwidth of the third order low pass lter
of the integral path can be lowered aggressively to less than 1MHz with no stability concerns
even for a wide DPLL bandwidth of FREF=10 = 5MHz.
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Figure 3.14: Schematic of the digitally controlled ring oscillator (DCRO) with dual-path
control.
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Figure 3.15: Implementation details of the fractional divider with LMS calibrated DTC
quantization noise cancellation scheme.
3.5.2 Fractional Divider
The detailed implementation of the fractional divider is shown in Fig. 3.15. The output
frequency is controlled using a 27-bit input frequency control word (FCW), where the 7-MSBs
represent the integer part (N) and the remaining 20-LSBs denote the fractional part () of the
division ratio, N + . The 20-bit fractional bits are truncated to 9-bits using a second order
 modulator, which is implemented using an error-feedback architecture. A 15-bit linear
feedback shift register (LFSR) generates a dither signal that can be added to the LSBs. The
9-bit  output drives an accumulator that acts as a rst order  modulator, where the
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accumulator carry, O, is added to the integer control (N) to control the MMD. As a result,
MMD is dithered between N and N + 1 such that the average division ratio is N + . The
error resulting from truncating 20-bits to 1-bit, denoted as eQ, appears as phase quantization
error at the output of the MMD. The accumulator sum represents the quantization error
signal, eQ, which is converted to an equivalent phase quantization error using a DTC to
realize a QNC scheme in time domain [9, 53]. The gain of DTC is PVT-sensitive and is
calibrated using a background LMS algorithm based on the correlation between TDCOUT,
which contains residual eQ, and eQ itself [9]. The 9-bit DTC is implemented using an 8-stage
digitally controlled delay line (DCDL), with a 0.5ps resolution, similar to the one in [27,53].
TDC
VCO
Digital
DAC
Frac
Div
210µm
40
0µ
m
TA
PFD
Figure 3.16: Die photograph.
3.6 Measurement Results
A prototype ring-based digital FNPLL was fabricated in 65nm CMOS process and its die
photograph is shown in Fig. 3.16. It occupies an active area of 0.084mm2. A standard
50MHz external crystal oscillator was used to provide a reference clock that has about
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Figure 3.17: Measured phase noise at 5.2GHz output frequency for integer-N and fractional
modes.
0.8psrms measured integrated jitter from 10kHz to 20MHz and a noise oor of -147dBc/Hz.
The output frequency can be tuned from 2.0GHz to 5.5GHz using a 27-bit FCW, with
an approximate frequency resolution of 50Hz. At 5GHz output frequency, the total power
consumption is less than 4mW at a supply voltage of 0.9V, while at 2.5GHz the FNPLL
consumes about 1.35mW from a supply voltage of 0.7V. The chip is characterized using
Agilent N9000A spectrum analyzer (SA) and Agilent E5052B signal source analyzer (SSA).
The measured phase noise of the digital FNPLL at 5.2GHz is shown in Fig. 3.17. With
a wide bandwidth of 5MHz, integrated jitter from 10kHz to 100MHz is about 1.75psrms
in both integer and fractional-N modes, while the reference spur is about -44dBc. The
relatively high reference spur is attributed to the wide BW and the reduced ltering in the
proportional path. An in-band phase noise of -97dBc/Hz is achieved at 1MHz oset. To
illustrate eectiveness of DTC-based quantization noise cancellation, digital FNPLL phase
noise is measured with and without DTC calibration. When DTC calibration is turned
o,  quantization noise is not completely cancelled and the residual error saturates the
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narrow range TDC. This dramatically increases in-band phase noise resulting in an increase
of integrated jitter from 1.8psrms to about 8.9psrms.
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Figure 3.18: Measured phase noise at 5GHz output frequency with in-band fractional spur
at 196kHz oset.
The measured phase noise at 5GHz with in-band fractional spurs is shown in Fig. 3.18.
Fig. 3.19 shows the measured output spectrum where the worst case fractional spur is less
than -41.6dBc at 196kHz fractional oset frequency. Measured fractional spur and inte-
grated jitter are plotted as a function of output fractional frequency oset in Fig. 3.20. This
indicates a worst-case jitter of less than 1.9psrms. Fig. 3.21 shows the measured phase noise
for two dierent BW settings at 5GHz output. The bandwidth is controlled by changing
the proportional DACP current. In case of a narrow BW setting of 0.3MHz, phase noise
is dominated by the VCO resulting in a relatively high integrated jitter of 3.45psrms. On
the other hand, an excellent jitter of 1.85psrms is achieved with a wide BW setting of 6MHz
(around FREF=8). No jitter peaking or limit cycle behavior was observed. Measured inte-
grated jitter, plotted as a function of loop bandwidth in Fig. 3.22, illustrates that greater
than 3MHz bandwidth is needed to achieve integrated jitter <1.9psrms.
The performance summary and comparison with state-of-the-art ring-based digital FN-
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In-band 
Frac. Spur
-41.6dBc
Figure 3.19: Measured output spectrum at 5GHz output frequency and 196kHz fractional
oset.
PLLs are shown in Table 3.1. The proposed architecture achieves the lowest normalized
in-band noise by about 21dB. It achieves the best-reported jitter performance of 1.9psrms,
along with the best power eciency of 0.8mW/GHz. This work achieves performance com-
parable to LC-based FNPLLs while maintaining the merits of ring VCOs. As shown in
Fig. 3.23, the proposed digital FNPLL achieves the best FoMJ of -228.5dB that reects jit-
ter and power trade-o. It also outperforms the best reported ring-based analog FNPLL [71]
by about 3dB, while occupying 8x less area.
3.7 Conclusion
Ring-based digital FNPLL clock generation oers several advantage in area sensitive appli-
cations such as multi-core processors, chip-to-chip I/O interfaces, and SoCs platforms. Ring
oscillators are extremely low-cost, compact, scalable, and can inherently provide multiple
phases with a wide tuning range, but they suer from poor phase noise performance. In this
chapter, we developed PLL bandwidth extension techniques to suppress ring VCO phase
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Figure 3.20: (a) Measured fractional spur and (b) rms integrated jitter as a function of
output fractional frequency oset.
noise to leverage its merits, while achieving performance close to LC-based PLLs. A low
power, wide bandwidth ring-based digital FNPLL with excellent jitter performance and wide
output frequency range is demonstrated. It employs a 9-bit DTC-based fractional divider
that alleviates TDC dynamic range requirements and a low power, high resolution 4-bit
TDC to achieve low in-band phase noise. A dual-path loop lter architecture is used to
suppress DAC noise and minimize loop latency. A modied extended range multi-modulus
divider (MMD) is proposed that enables seamless switching at extension range boundaries.
As a result, a wide output frequency range is realized at low power consumption. The mea-
69
1M 10M100k
BW ~ 6MHz
Jitter = 1.85psrms
BW ~ 0.3MHz
Jitter = 3.45psrms
-80
-90
-100
-140
-130
-70
-120
-110
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sured results indicate an excellent jitter performance, low in-band phase noise, and wide
PLL bandwidth of FREF=8 with no limit cycles.
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CHAPTER 4
LOW JITTER OPEN LOOP FRACTIONAL
DIVIDERS
4.1 Introduction
Advanced systems-on-chips (SoCs) perform many diverse analog, digital, mixed-signal, and
often radio-frequency (RF) functions. A single SoC may include a wide variety of modules
such as multicore processors, memories, I/O interfaces, power management, and wireless
transceivers [73]. Each of these modules has its own clock domains with specic requirements.
For example, I/O interfaces require low jitter high frequency clocks, while core-clocking of a
processor may require spread spectrum clocking (SSC) to reduce electromagnetic interference
(EMI) or using dynamic frequency scaling (DFS) to save power. Integer-N phase locked
loops (PLLs) are usually used in I/O interfaces to meet the tight constraints on the clock
jitter for various standards [43]. Recently, there is a growing demand for multi-standard-
compliant transceivers integrated into a single chip with a wide and continuous range of data-
rates [43, 45]. To save the cost of multiple input crystal references, fractional-N frequency
synthesis is highly desirable in both the transmitter and the receiver [45]. As discussed in
Chapter 3, a exible fractional-N clock generator has to cover wide frequency range with
ne frequency resolution to serve various standards. It has to provide multiple phases with
stringent jitter performance with minimum power and area.
Fractional-N PLLs are also commonly used in multicore processor clocking [1, 40] for
exible frequency scaling and spread spectrum modulation. The DFS technique trades o
power with performance [74,75], based on the observation that processors rarely operate at
their peak utilization levels. For exible power management, dynamically adjustable, per
* Part of this chapter is reprinted, with permission, from A. Elkholy, A. Elshazly, S. Saxena, G. Shu,
P. K. Hanumolu, \Low Jitter Recongurable Multi-Output All-Digital Clock Generator Using Open-Loop
Fractional Dividers," to be submitted to IEEE J. of Solid-State Circuits.
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core clock generators are highly desirable [1]; this imposes tight power and area constraints
in the clock generator design. For an eective DFS, frequency control has to be adaptive
and on-the y according to the utilization levels. The clock frequency has to be dynamically
switched, while the core is executing with no glitches and without skipping any cycles [75].
No undershoots are allowed in frequency switching events to prevent timing hazards and
usually a controllable frequency slew rate is used to limit the power supply drop caused
by di=dt [1]. Proper behavior of clock frequency during frequency switching is challenging
because of the closed loop nature of PLLs.
The increased complexity of SoCs results in an increased concern of the EMI, produced by
high-speed digital clock drivers and the associated circuitry [76]. Spread spectrum clocking
(SSC) is a widely used, cost eective, technique to reduce the EMI level due to I/O interfaces
[77] and multicore processors clocking [40, 73]. The clock energy is spread over a given
bandwidth by frequency modulation of the clock with a predened modulation prole [78].
A fractional-N PLL is usually used to generate SSC by digitally modulating the  feedback
divider. However, this approach suers from distortion of the frequency modulation prole
because of the restricted PLL bandwidth. As a result, the reduction in EMI level is limited.
TDC
Fractional -N DPLL
OUTM
OUT1
OUT0
Fractional Divider
Fractional Divider
Fractional Divider
OUT2
FCW1
FCW2
FCWM
DCO
REF
Fractional Divider
FCW0
DLF
Figure 4.1: Block diagram of the proposed multi-outputs all-digital clock generation unit
using open loop fractional dividers.
In this chapter, we propose an all-digital clock generation unit (CGU) to overcome the
aforementioned limitations. Fig. 4.1 shows the block diagram of the proposed CGU, where
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FNPLL
FNDIV
t
FNPLL
FNDIV
(a) (b)
FOUT
Figure 4.2: Time-domain illustration comparing the proposed fractional divider to a
conventional FNPLL in case of (a) instantaneous frequency switching, and (b) spread
spectrum modulation.
multiple novel open loop fractional dividers (FDIVs) use a low jitter high frequency clock
from a ring-based digital FNPLL to generate multiple independent output clocks with a
frequency range of 20-1000MHz [27]. The open loop architecture overcomes the bandwidth
limitation in fractional-N PLLs. The proposed open loop FDIV can switch the output fre-
quency instantaneously, compared to a slow settling behavior in FNPLLs, as depicted in
Fig. 4.2(a). Moreover, the FDIV provides an excellent spread spectrum performance, where
precise and programmable modulation depth and frequency can be applied to satisfy dif-
ferent EMI requirements. The FDIV has unlimited modulation bandwidth, unlike FNPLL,
resulting in spread spectrum modulation with no ltering, as demonstrated in Fig. 4.2(b).
The rest of the chapter is organized as follows. The proposed open loop FDIV is presented
in section 4.2. The circuit implementation of critical building blocks is illustrated in sec-
tion 4.3. The measured results from the test chip are shown in section 4.4. Finally, the key
contributions of this chapter are summarized in section 4.5.
4.2 Open Loop Fractional Synthesis
4.2.1 Prior-Art
In fractional-N PLLs, the feedback division ratio is alternated dynamically (e.g. N=N+ 1)
such that eectively a fractional division is achieved. The PLL loop dynamics helps to lter
out the quantization noise of this dithering process. Open loop frequency synthesis and
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modulation techniques were proposed to mitigate the modulation bandwidth limitation of
the closed loop system of fractional-N PLLs [79{81]. Fractional-N synthesis can be realized
by dynamically selecting the right clock phase among M-clock signals [p1; p2; :::; pM] that
have the exact same frequency (FO) but with dierent phases equally spaced by 2=M [rad].
A digital phase accumulator uses the fractional frequency control word (FCWF) to generate
precisely the phase control sequence of the phase multiplexor to realize a fractional part
() as illustrated in Fig. 4.3(a). The resolution of this fractional synthesis depends on the
number of available phases (M), hence the output period of the phase switching modulator
equals to TO  (1 + ). For example, when M = 16 and  = 1=16 the phase multiplexor is
controlled according to the following cyclic sequence: [p1; p2; ::pM; p1; ::]. The multiple clock
phases are usually generated using an integer-N PLL with ring oscillators [79]. Multiple
clock phases can be also generated using standard quadrature generation techniques [81],
which can be followed by phase interpolators to enhance resolution [24,82].
The non-linearity of the digital-to-phase conversion degrades the spurious and phase noise
performance of the output. The VCO delay cells and the routing paths have to be precisely
matched to minimize performance degradation. The need to drive multiple high frequency
clocks signicantly increases the power consumption of this approach. Furthermore, the
fractional frequency resolution is limited by the phase resolution and practically insucient
to produce an appropriate modulation signal. Using a digital  modulator to drive the
phase accumulator, a ner frequency resolution can be achieved [81], as shown in Fig. 4.3(b).
The  modulator shapes the quantization error, which can be ltered from the power am-
plier (PA) output lter in wireless transmitter applications [81]. However, this ltering
may not be sucient or available for many applications. In [82], a quantization noise can-
cellation (QNC) technique is proposed by directly modulating the VCO of the multi-phase
clock generator to precisely cancel the shaped quantization error as depicted in Fig. 4.3(c).
Consequently, open loop modulation and low phase noise performance can be achieved si-
multaneously. However, it requires relatively accurate knowledge of the VCO gain (KVCO)
for perfect QNC; therefore, it can be sensitive across PVT variations. Besides, this approach
cannot provide multiple independent outputs, as the multi-phase clock generator cannot be
shared anymore.
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Figure 4.3: Block diagram of open loop fractional-N synthesizers using (a) phase switching,
(b) -based phase switching, and (c) -based phase switching with VCO-based QNC.
4.2.2 Proposed Open Loop Fractional Divider
A conventional  fractional divider (FDIV), in its simplest form, consists of a rst order
 modulator controlling a dual modulus divider (N=N+ 1). For example, if the divider
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divides by 4 three times, then divides by 5 only one time, an average division ratio of 4.25 is
achieved. However, due to the open loop behavior, the truncation error (eq[k]) introduced by
the  modulator is not ltered and it directly appears as an output jitter as illustrated by
the timing diagram in Fig. 4.4. The resulting jitter is deterministic and can be as large as one
input period (TIN). By comparing the output clock to an ideal clock, 0:25TIN deterministic
jitter (DJ) appears in the rst cycle and accumulates to 0:75TIN by the third cycle. In the
fourth cycle, the output clock aligns with the ideal clock. The DJ pattern repeats every
four cycles and the maximum DJ is 0:75TIN in this example, which is directly related to 
truncation error (eq) by DJ[k] =  eq[k]  TIN. When FDIV is used in the feedback path of
a fractional-N PLL,  quantization noise can be ltered by lowering the PLL bandwidth
or cancelled using complex techniques based on a reference clock with the same frequency
as the divider output [5,9,53]. However, for a stand-alone fractional divider with open loop
architecture, these techniques cannot be applied.
CLKOUT
CLKOUT
nF[k]
eq[k]
CLKMMD
DJ=-0.25TOUT DJ=-0.5TOUT DJ=-0.75TOUT DJ=0
N=4 N=4 N=4 N=5
DJ=0 DJ=0 DJ=0 DJ=0
Figure 4.4: Timing diagram of  fractional divider.
In order to cancel the DJ due to the  quantization error, a digitally controlled delay line
(DCDL) (i.e. digital-to-time converter (DTC)) is inserted to provide a phase shift TQNC[k]
equal and opposite to the deterministic jitter and it can be expressed as
TQNC[k] = eq[k]  TIN (4.1)
A simplied block diagram of the proposed open loop fractional divider is shown in Fig. 4.5.
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It consists of a multi-modulus divider (MMD) followed by a DCDL for QNC. An SSC
generator produces a triangular modulation waveform, which is added to the frequency
control word (FCW). The FCW is then split into integer (FCWI) and fractional (FCWF)
parts. A rst order  modulator is used, with a high resolution input FCWF. The 
modulator output (O[k]) is added to FCWI to control the MMD. The timing diagram
in Fig. 4.4 shows the added phase shift by the DCDL, where the output clock matches the
ideal clock and the DJ is completely cancelled. To perfectly cancel the  quantization
noise, the DCDL gain has to be calibrated to match the input clock period (TIN) using a
digital calibration unit. The DCDL gain is calibrated by digitally scaling its input eq[k] by
a calibration factor KG.
CLKOUTCLK IN
7
Digital 
Calibration 
Unit
FCW
∆Σ ∆ΣO
DCDLM
Multi Modulus 
Divider (MMD)
K G
.
e q
CLKMMD
1
14
7
eq
SSC 
Generator
21
SSmod
FCWI
FCWF
nF
Figure 4.5: Simplied block diagram of the stand-alone open loop  fractional divider.
4.2.3 DCDL Calibration
The proposed digital calibration unit is based on a digital delay locked loop (DLL) and it
does not require any external reference clocks. The basic concept of the proposed digital
calibration technique is shown in Fig. 4.6. A D-ip-op (DFFS) is added to synchronize the
MMD output with the input clock (CLKIN). A second (DFFR) delayed the synchronized
clock with one input clock cycle (TIN). The time dierence between DFFS and DFFR
outputs, namely CLKS and CLKR respectively, is used as a TIN time reference, as shown
in the timing diagram in Fig. 4.6. A simple digital DLL composed of a bang-bang phase
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Figure 4.6: Block and timing diagrams of the open loop FDIV with a DCDL foreground
calibration.
detector (BBPD) and a digital accumulator is used to lock the DCDL delay to TIN. The
accumulator output can be used as an estimated value of the calibration gain factor KG
in a foreground manner. Consequently, the  error signal eq[k] is digitally scaled by
KG to control the DCDL in normal operation. However, the DCDL gain changes with
supply and temperature variations. Therefore, the  quantization noise is not cancelled
perfectly in dierent operating conditions and jitter performance degrades across supply and
temperature variations. To mitigate this, the calibration can be achieved in a background
manner by introducing a complementary delay line (DCDLC) in the DLL feedback path. The
main delay line (DCDLM) is controlled by a delay control word (DCWM = KG  eq[k]), while
the complementary DCDLC is controlled by DCWC = KG  (1  eq[k]). In steady state, the
DLL establishes the sum of DCDLM and DCDLC delays to be equal to one TIN time period
as follows:
eq[k] KG  TDCLDM + (1  eq[k]) KG  TDCLDC = TIN (4.2)
where TDCLDM and TDCLDM represent the full-scale delays of DCDLM and DCDLC respec-
tively. The optimum calibration gain (KG) to calibrate DCDLM gain is attained across PVT
variations by matching the two delay lines (TDCLDM = TDCLDC).
KG  TDCLDM = TIN (4.3)
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Because for zero input code the DCDLs have a non-zero delay, denoted as TO, an equal
delay is introduced in the reference time path using an oset delay line (DCDLOFF) to
cancel the TO delay of DCDLM and DCDLC. An initial oset calibration step is done by
bypassing DFFR using a multiplexor (MUXCAL) and setting KG = 0 so that the inputs to
the main and complementary DCDLs are zero. After the DLL is locked, the delay from the
DCDLOFF will match the oset delays of the DCDLM and DCDLC. Then the oset delay
control word (DCWOFF) is held to be used in normal operation. The detailed block diagram
of the proposed open loop FDIV with a DCDL background calibration is shown in Fig. 4.7.
By employing a wide division range multi-modulus divider (MMD), a wide frequency range
is achieved. A rst order  modulator is used for fractional synthesis to achieve ne
frequency resolution with low power consumption. The output frequency range is 20MHz to
1GHz controlled by a 21-bit frequency control word (FCW), where the 7MSBs controls the
integer division ratio (N) from 4 to 127, and the 14LSBs controls the fractional part (),
resulting in a division ratio of N + . The digital calibration unit of the DCDL gain is used
to achieve low jitter performance that is insensitive to PVT variations.
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Figure 4.7: Detailed block diagram of the open loop FDIV with a DCDL background
calibration.
A spread spectrum generator is used to modulate the FCW with a programmable triangle-
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wave. The proposed open loop architecture achieves excellent EMI reduction and instan-
taneous frequency switching. Additionally, the divider has instantaneous power-cycling ca-
pability between idle and active states by simply gating the input clock (CLKIN), thus it
allows an energy-proportional operation [83].
4.3 Building Blocks
4.3.1 Multi-Modulus Divider (MMD)
The block diagram of the extended range MMD is shown in Fig. 4.8. It is composed of six
divide-by-2/3 cells with a reset feature plus extension control logic with a reload register. It
is similar to the MMD presented in section 3.4, but with a wider division range from 4 to
127 with seamless switching at extension boundaries.
÷2/3
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Mout Min
÷2/3
Fin Fout
Mout M in
÷2/3
Fin Fout
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÷2/3
F in Fout
Mout Min
÷2/3
Fin Fout
Mout Min
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DIVin
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P0 R0 P1 R1 P2 R2 P4 R4 P5 R5P3 R3
P6
M1 (Divide by 4 to 15)
Range
M4 (Divide by 32 to 127 )
M2 (Divide by 8 to 31)
M3 (Divide by 16 to 31)
2
Figure 4.8: Detailed block diagram of the proposed MMD with seamless switching across a
wide division range from 4 to 127.
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4.3.2 Digitally Controlled Delay Line (DCDL)
A 7-bit DCDL is implemented using a cascade of 8 identical digitally controlled delay cells as
demonstrated in Fig. 4.9. The design details are similar to those of the DCDL presented in
section 2.4.3. Post-layout Monte-Carlo simulations, depicted in Fig. 4.10, show the maximum
integral non-linearity of less than 1.25LSB of delay deviation, where the LSB resolution
equals to about 2ps.
DC
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DC
DC
DC
DC
DC
DC
DC
DC DC
DC
CLKin
DCW[6:3]
DCW[2:0]
CLKout
DC
DC
1 1 1
4
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44
DCDC
14
Digitally Controlled 
Delay Cell (DCDC)
Figure 4.9: The 7-bit digitally controlled delay line (DCDL) block diagram.
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Figure 4.10: Post-layout Monte-Carlo simulations for the DCDL integral nonlinearity
(INL).
4.3.3 Ring-based DPLL
The implementation details of the integer-N digital PLL, used to generate the high frequency
clock driving the FDIVs, is shown in Fig. 4.11. It is based on the ring-based digital FNPLL
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presented in section 3.3. The PLL multiplies a 50MHz reference frequency by 100 to provide
a 5GHz output.
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Figure 4.11: Detailed block diagram of the ring-based digital PLL.
4.4 Measurement Results
The die photograph is shown on the left of Fig. 4.12, and the detailed layout for the fractional
divider is shown on the right of Fig. 4.12. The chip was fabricated in 65nm CMOS process
and occupies roughly 0.12mm2 active area. Each fractional divider occupies only about
0.017mm2, while the integer-N digital PLL occupies 0.084mm2. The measured phase noise
of the digital PLL at 5GHz is shown in Fig. 4.13. With a 6MHz PLL bandwidth, the phase
noise is -99dBc/Hz at 1MHz oset. The proposed digital PLL achieves excellent integrated
RMS jitter of 1.73psrms while consuming less than 4mW using a 0.9V supply voltage.
Using a 5GHz clock and fractional division of 5.125, the output frequency is about 975MHz.
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Figure 4.12: Die micrograph of the clock generation unit and zoomed-in FDIV layout.
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84
After 
Calibration
DJ=15pspp DJ<1pspp
Before
Calibration
5mV
5ps
5mV
5ps
(a) (b)
Figure 4.14: Measured jitter histograms at 975MHz FDIV output frequency (a) before and
(b) after DCDL calibration.
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code (KG) for di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Fig. 4.14 shows the measured jitter histograms for before and after the DCDL calibration.
With no DCDL gain calibration, the delta-sigma quantization noise is not cancelled per-
fectly, and a deterministic jitter of 15ps is shown on the Fig. 4.14(a). When DCDL gain
calibration is enabled, perfect quantization noise cancellation is achieved with less than 1ps
deterministic jitter as illustrated in Fig. 4.14(b). Fig. 4.15 plots the peak-to-peak jitter
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Figure 4.16: Measured peak-to-peak absolute jitter as a function of (a) output frequency,
and (b) fractional division ratio ().
as a function of the gain calibration code for dierent supply voltages. The DCDL gain
decreases as supply voltage (VDD) increases, and the optimal calibration code (KG) shifts
from 98 at VDD of 0.9V to 113 at VDD of 1.0V. The calibration loop always converges to
the optimum calibration code regardless of the output frequency. The peak-to-peak jitter
is 13ps with optimum calibration. Absolute output jitter is measured for dierent output
frequencies, when the integer division ratio is varied, with xed fractional part () of 0.25
86
Input spurs
Divider 
Fractional spurs
< -55dBc
-52
-68
-84
-148
-132
-36
-116
-100
1M 10M100k10k
Figure 4.17: Measured phase noise performance of the stand-alone FDIV when  = 2 10.
(see Fig. 4.16(a)). The peak-to-peak jitter of the divider output is less than 20ps over a wide
frequency range from 20MHz to 1GHz. When the 14-bit fractional part () is varied, with
xed integer division of 5, the peak-to-peak jitter is less than 27ps as shown in Fig. 4.16(b).
The increased jitter is attributed to the DCDL integral non-linearity.
In order to evaluate the phase noise performance of the stand-alone FDIV, the FDIV is
characterized using Agilent E5052B signal source analyzer (SSA) where a 5GHz external
clean clock is used as an input clock for the FDIV. The 5GHz clock has about 0.2psrms
measured integrated jitter from 10kHz to 40MHz. Fig. 4.17 shows the measured phase noise
of the FDIV (after divide-by-2) using an integer divide ratio of 5, and a fractional part 
of 2 10. The added noise by the FDIV is deterministic in nature, mainly attributed to the
DCDL INL. The worst-case fractional spur is better than -55dBc. The measured integrated
jitter from 10kHz to 40MHz is about 1.3psrms. The worst-case phase noise performance
occurs when the fractional part  approaches 0 or 1. When an  of 2 14 is used, the
measured integrated jitter is increased to about 1.44psrms as demonstrated in Fig. 4.18.
The spread spectrum modulation capability of the FDIV is characterized in both time
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Figure 4.18: Measured phase noise performance of the stand-alone FDIV when  = 2 14.
and frequency domains. Fig. 4.19(a) plots the measured output frequency as a function of
time, when a 5.5MHz triangle wave with 0.5% modulation depth is used for spread spectrum
modulation. Because of the open loop architecture of the FDIV, the modulation bandwidth
is unlimited, and the triangle wave in the plot has a very sharp transition indicating no
ltering even with this very wide-BW modulation signal. This improves EMI performance
for the proposed spread spectrum clocking (SSC), compared to conventional fractional-N
PLL which has limited bandwidth. The modulation depth can be varied precisely to control
the amount of EMI reduction depending on the application, unlike spread spectrum clock
generators that uses direct VCO modulation technique. Fig. 4.19(b) shows the measured
output frequency as a function of time, using a standard 33kHz triangle modulation and a
modulation depth of 2%. The output spectrum measurements is done using Agilent N9000A
spectrum analyzer (SA). The FDIV output spectrum (after divide-by-2) is shown in Fig. 4.20
when the spread spectrum modulation is turned on and o. Using a 33kHz triangle wave with
2% modulation depth, a peak EMI reduction better than 22dB is achieved. This excellent
reduction is realized due to the unlimited modulation bandwidth of the open loop fractional
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divider. This translates to a at spread spectrum and improved EMI reduction.
To demonstrate the instantaneous frequency switching capability of the FDIV, the frac-
tional part  is changed from 1/8 to 7/8. Fig. 4.21 shows the measured output frequency as a
function of time, where the frequency switches with about 125MHz step. The switching time
is only one output cycle, which is about 1ns. A switching time less than 100ns is illustrated
in Fig. 4.21, which is limited by the instrument. The measured power consumption of the
prototype fractional divider versus output frequency is plotted in Fig. 4.22. The total power
consumption is about 3.2mW for a 1GHz output frequency. The power of all the blocks
scales almost linearly with output frequency except for the multi-modulus divider (which
scales with the input clock). Table 4.1 shows the performance summary and comparison
with state-of-the-art designs. The proposed fractional-N clock generator achieves excellent
jitter performance of 3psrms, while consuming the lowest power of 3.2mW/GHz. The all-
digital implementation of the divider occupies the smallest area compared to state-of-the-art
designs.
4.5 Conclusion
In conclusion, an all-digital generic multi-output clock generator is proposed to meet di-
verse clocking requirements in SoCs. The proposed open loop fractional divider architecture
achieves excellent jitter performance by cancelling  quantization using a digitally con-
trolled delay line (DCDL). A robust performance is achieved across PVT variations by a
background calibration technique of the DCDL gain. A wide range multi-modulus divider
with seamless switching is demonstrated to achieve wide output range. The measured results
indicate a low peak-to-peak jitter, excellent spread spectrum EMI reduction, and instanta-
neous frequency switching.
89
T
ab
le
4.
1:
F
ra
ct
io
n
al
D
iv
id
er
P
er
fo
rm
an
ce
S
u
m
m
ar
y
L
i
[8
4]
P
ar
k
[8
5]
D
am
p
h
ou
ss
e
[8
6]
D
e
C
ar
o
[8
7]
D
e
C
ar
o
[7
6]
T
h
is
IS
S
C
C
'1
2
IS
S
C
C
'1
2
J
S
S
C
'0
7
J
S
S
C
'1
0
J
S
S
C
'1
5
W
or
k
A
rc
h
it
ec
tu
re
F
ra
c-
N
F
ra
c-
N
D
ig
it
al
P
er
io
d
D
ig
it
al
P
er
io
d
D
ig
it
al
P
er
io
d
F
ra
c-
N
D
P
L
L
M
IL
O
S
y
n
th
es
iz
er
S
y
n
th
es
iz
er
S
y
n
th
es
iz
er
D
iv
id
er
T
ec
h
n
ol
og
y
[n
m
]
22
65
15
0
65
28
65
S
u
p
p
ly
[V
]
1
1
N
/A
1.
2
1
0.
9
O
u
tp
u
t
F
re
q
.
[M
H
z]
0.
6-
3.
6
58
0
27
18
0-
12
70
20
0-
33
00
20
-1
00
0
R
M
S
J
it
te
r
[p
s]
10
8.
05
N
/A
12
.8
3.
16
3
P
ea
k
-t
o-
P
ea
k
J
it
te
r
[p
s]
N
/A
N
/A
N
/A
93
28
.1
27
In
st
an
ta
n
eo
u
s
S
w
it
ch
in
g
N
o
N
o
N
/A
Y
es
Y
es
Y
es
S
S
C
C
ap
ab
il
it
y
Y
es
N
o
Y
es
Y
es
Y
es
Y
es
13
d
B
@
3%
20
.5
d
B
@
6%
27
d
B
@
10
%
22
.3
d
B
@
2%
E
M
I
R
ed
u
ct
io
n
N
/A
N
/A
of
14
8M
H
z
of
75
0M
H
z
of
1G
H
z
of
1G
H
z
[R
B
W
=
10
0k
H
z]
[R
B
W
=
10
0k
H
z]
[R
B
W
=
10
0k
H
z]
[R
B
W
=
24
k
H
z]
P
ow
er
18
.4
m
W
10
.5
m
W
7.
1m
W
19
.8
m
W
10
.3
m
W
3.
2m
W
C
on
su
m
p
ti
on
@
3.
6G
H
z
@
58
0M
H
z
@
27
M
H
z
@
1.
27
G
H
z
@
1G
H
z
@
1G
H
z
P
ow
er
E

.
[m
W
/G
H
z]
5.
1
18
.1
26
3
15
.6
10
.3
3.
2
A
re
a
[m
m
2
]
0.
03
0.
03
0.
06
0.
04
4
0.
03
1
0.
01
7
90
4MHz
10µs
30µs
20MHz
~2%
1MHz
1µs
1.8µs
5MHz
~0.5%
Fmin=975.6MHz
Fmin=975.6MHz
(a)
(b)
Figure 4.19: Measured spread spectrum frequency modulation of the FDIV output in
time-domain in case of: (a) 5.5MHz triangle wave with 0.5% modulation depth, and (b)
33kHz triangle wave with 2% modulation depth.
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Figure 4.20: Measured FDIV output spectrum with and without SSC.
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Figure 4.21: Measured instantaneous frequency switching of the FDIV.
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CHAPTER 5
INJECTION-LOCKED CLOCK MULTIPLIERS
WITH FREQUENCY TRACKING LOOP
5.1 Introduction
Phase-locked loops (PLLs) are most commonly used for high frequency clock generation
from a low frequency clock provided by crystal oscillator. While they have been optimized
for low power consumption and small area, their noise performance is fundamentally limited
by the coupled noise bandwidth tradeo. The oscillator noise is high-pass shaped whereas
noise of the other loop components such as the charge pump and divider is low-pass ltered
by the PLL bandwidth. Assuming a clean reference clock, optimum jitter performance is
achieved at a loop bandwidth where the oscillator and loop noise contributions to the output
jitter are equal. Because of this tradeo, achieving superior jitter performance (<200fsrms)
with conventional PLLs mandates stringent noise performance of the oscillator and/or loop
components, thus resulting in high power consumption (tens of mWs) [57, 88, 89]. A sub-
sampling (SS)-PLL architecture alleviates these tradeos. The feedback divider is omitted
and the charge pump noise is suppressed by a high gain sub-sampling phase detector (SSPD)
[90]. Consequently, excellent in-band phase noise and gure-of-merit (FoM) were achieved
[90, 91]. However, the SSPD has a limited capture range especially at low supply voltage,
and more importantly a large loop lter capacitor is needed because of high phase detector
gain.
Another commonly used approach for low noise clock generation is based on directly
resetting jitter accumulation in the oscillator. This is done by replacing the noisy oscillator
* c 2015 IEEE. Part of this chapter is reprinted, with permission, from A. Elkholy, M. Talegaonkar,
T. Anand and P. K. Hanumolu, \Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic
Injection-Locked Clock Multipliers," in IEEE J. of Solid-State Circuits, vol. 50, no. 12, pp. 3160-3174, Dec.
2015.
94
edge with a clean reference clock edge, and this architecture is referred to as a multiplying
delay locked loop (MDLL) [92, 93]. This architecture also alleviates the conicting noise
ltering requirements of conventional PLLs and is shown to be capable of achieving low jitter
and low power [94, 95]. However, MDLL by nature is suitable only for ring-based voltage
controlled oscillators (VCOs) and its frequency is usually limited to a few GHz because
of the timing constraints in its selection logic. Sub-harmonic injection locking works, in
principle, similar to an MDLL. A free-running oscillator can be injection locked to the Nth
harmonic of the reference clock by injecting narrow pulses at the reference frequency into the
oscillator (FOUT = NFREF) as depicted in Fig. 5.1(a). As a result, this technique provides
a simple means for implementing very low-jitter integer-N clock multiplication using either
ring [96{98] or LC VCOs [99{104]. When injection locked, the oscillator tracks the reference
clock and its oscillator phase noise is greatly suppressed as illustrated in Fig. 5.1(b). Unlike
MDLLs, injection locked clock multipliers (ILCMs) have no selection logic, so they are
suitable for very high frequency clock generation using LC-VCOs [102{104].
However, in practice, any frequency error (FERR) between the oscillator free-running fre-
quency (Fo) and the target frequency (NFREF) will degrade the clock multiplier performance
as shown in Fig. 5.1(c). FERR occurs due to drift in oscillator free-running frequency across
supply and temperature, and can easily exceed the lock-in range (FL) especially when
FL is narrow (a few hundreds of ppms) as is the case when either a high-Q LC oscillator
or large multiplication factor N is used. Dedicated frequency-tracking loop (FTL) is needed
to correct FERR [97], [99].
In this chapter, we present a digital frequency-tracking loop (FTL) to continuously tune
the oscillator's free-running frequency (Fo) to be NFREF [105]. The proposed FTL, imple-
mented using a low power digital feedback loop, ensures robust operation of the ILCM
across process, voltage and temperature (PVT) variations even when the lock-in range
(FL < 500ppm) is narrow, multiplication factor N is large, and the oscillator Q is high.
The prototype ILCM generates output clock in the range of 6.75GHz-8.25GHz by multiply-
ing FREF by 64 and achieves 190fsrms integrated jitter. The entire ILCM consumes 2.25mW
from 0.9V supply and achieves an FoM of -251dB.
The rest of the chapter is organized as follows. Section 5.2 illustrates the basic concepts
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Figure 5.1: (a) Sub-harmonic injection-locked oscillator. Timing diagram and output
spectrum of ILCM when (b) FERR = 0, and (c) FERR  FL.
of injection locking highlighting frequency tracking challenges followed by a brief overview
of state-of-the-art ILCMs. The proposed architecture is then presented in section 5.3, in
addition to a detailed analysis of sub-harmonic injection locking dynamics. The circuit
implementation of critical building blocks is presented in section 5.4. The measured results
from the test chip are shown in section 5.5. Finally, the key contributions of this work are
summarized in section 5.6.
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5.2 Injection-Locked Clock Multiplication
5.2.1 Basic Concept
Injection locking has many applications in frequency division [57,106], phase de-skew [107],
quadrature generation [108], and clock multiplication [96{105]. Our focus is on injection-
locked clock multiplication, wherein a free-running oscillator is locked to the Nth harmonic
of the injected signal. In this case of so-called sub-harmonic injection (FREF = FINJ), the
injection signal is in the form of narrow pulses to increase the power of Nth harmonic [109].
These narrow periodic injected pulses adjust the oscillator phase and if the oscillator free-
running frequency Fo is within the lock-in range, the oscillator gets phase-locked to the
injected signal. Under this condition, the oscillator runs at Fo for (N  1) cycles, while the
injection pulse changes the period of the Nth cycle so that the average frequency equals
to NFREF (see the timing diagram in Fig. 5.1(c)). In other words, phase error accumu-
lated in (N  1) cycles is compensated by an excess phase equal to 2NFERR=Fo due to
pulse injection in the Nth cycle. This periodic correction appears as deterministic jitter
(DJ  (N  1)ETOUT  ETREF) where E = FERR=FOUT is the relative error. This trans-
lates to a reference spur (SpurdBc  20 log(DJ=TOUT)  20 log(EN)) [99]. Figure 5.2 shows
the impact of frequency error and the multiplication factor N on the deterministic jitter and
reference spur performance. Phase noise performance is also degraded by NFERR because of
the reduced ltering bandwidth as shown in Fig. 5.1(c). Thus, the random and deterministic
jitter performance of ILCMs greatly depends on NFERR, which mandates continuous tuning
of the oscillator frequency to not only maintain phase lock but also to achieve excellent
jitter/spur performance across voltage and temperature variations.
5.2.2 Conventional ILCM Architectures
A conventional injection-locked PLL is shown in Fig. 5.3. The PLL is introduced to tune the
VCO free-running frequency Fo to be close to the center of the lock-in range. However, it is
dicult to detect the drift in Fo at the phase detector input because the accumulated phase
dierence is almost reset at every reference cycle by the fast injection path as illustrated by
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Figure 5.2: (a) Deterministic jitter and (b) reference spur as a function of FERR for N=32
and 64.
the timing diagram in Fig. 5.3. Further, since the VCO phase is adjusted simultaneously by
the injection and PLL paths, injection-locked PLL also has to contend with the resulting race
condition. Calibration of the injection timing is needed to overcome such a race condition. In
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[100], calibration is done in a foreground manner, so it cannot track voltage and temperature
variations, while in [104] calibration is done in background using an analog delay locked
loop (DLL). In [96, 101], the injection timing is matched relying on a time-adjusted sub-
sampling phase detector with high gain. However, these techniques are susceptible to charge
pump current mismatch, and vulnerable against voltage and temperature, which limit the
multiplication factor (N) and may degrade jitter and spurious performance.
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Figure 5.3: A block diagram of conventional injection-locked PLL with an illustrating
timing diagram.
The drawbacks of injection-locked PLL can be alleviated by a using a replica DCO locked
in a digital FLL [104]. The main DCO placed outside the loop shares the same control
word with the replica DCO to track any frequency drift to the extent the two oscillators are
matched as shown in Fig. 5.4(a). However this approach requires two matched oscillators,
which doubles both power and area, and its eectiveness is limited by DCO gain (KDCO)
mismatch. Another approach proposed by Helal [99] uses a high resolution TDC as depicted
in Fig. 5.4(b). The TDC measures the oscillator period when perturbed by the injection
pulse and compares it to the measured free-running period. A correlator generates an error
signal  as the dierence between the two measurements as a direct representation of FERR.
By accumulating , the frequency error FERR can be corrected by continuously tuning the
oscillator frequency to be in the middle of the lock-in range. However, the use of a high
resolution TDC incurs a large power and area penalty.
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Figure 5.4: Block diagram of ILCM with (a) replica-based FTL [97], and (b) TDC-based
FTL [99].
5.3 Proposed ILCM with Continuous Frequency Tracking Loop
5.3.1 Basic Concept of the proposed FTL
The proposed continuous frequency tracking loop (FTL) is based on a pulse gating technique
shown in Fig. 5.5(a). Because injection pulses reset oscillator phase and make it dicult to
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detect the phase error caused by frequency error, FERR, we propose to disable or gate the
injection pulse periodically, and measure the accumulated phase error, Gated, as depicted
in the timing diagram shown in Fig. 5.5(b). When a pulse is gated the oscillator continues
to run at its free-running frequency (Fo). Consequently, a phase detector can be used to
detect the frequency error FERR without the need for a power hungry high resolution TDC.
In this example, every 4th reference edge is not injected, which results in a large Gated that
can be easily measured using a simple phase detector. We then use this error information
to correct FERR using a simple digital feedback loop. Injection gating resolves the race
condition present in IL-PLLs, as it decouples the frequency tracking loop from the injection
path. As a result, the phase locking condition now is only determined by the injection path.
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Figure 5.5: (a) Conceptual diagram of the proposed pulse getting frequency error
detection. (b) Timing diagram.
The sign of FERR is detected simply by detecting the sign of Gated using a sub-sampling
bang-bang phase detector (BBPD). The measured error is integrated using a digital accu-
mulator whose output updates the frequency of the injection-locked DCO incrementally at
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every pulse gating event as demonstrated in Fig. 5.6. This simple approach is similar to a
bang-bang FLL and it corrects FERR accurately and continuously tunes the DCO frequency
to the center of the lock-in range. The proposed FTL ensures robust operation across supply
and temperature variations and helps achieve excellent jitter and spurious performance.
INJ
BBPD
GC
∆T
Pulse Gen.
PGATE
8 FFS
KI
REF OUT
±1
Err
ACC I
‘0’
z-1
Gated 
Pulse
TREF
Figure 5.6: Block diagram of the proposed frequency tracking loop (FTL).
5.3.2 Complete Architecture
The complete block diagram of the proposed injection locked clock multiplier (ILCM) is
shown Fig. 5.7. It consists of an injection-locked LC-DCO, a programmable pulse generator,
and a digital frequency tracking loop (FTL). The operation proceeds as follows. First, at
start-up, the DCO free-running frequency (Fo) is coarsely tuned to be within the lock-in
range. Because of the sub-sampling nature of the architecture, coarse frequency selection
is also used to set the target multiplication factor (N). The coarse frequency selection is
done only during start-up. Consequently, the power and noise associated with the divider
are eliminated in normal operation. Injection path, enabled in the second step, locks DCO
phase to the injected pulse (INJ) with a time constant proportional to the injection strength.
Once initial phase lock is achieved, FTL is used to maintain lock by correcting the fre-
quency drift caused by voltage and temperature variations. To this end, the proposed FTL
measures the accumulated phase error due to FERR when the injection pulse is gated. How-
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Figure 5.7: Block diagram of the proposed injection locked clock multiplier (ILCM).
ever, because of the unknown delay TD in the pulse generator and DCO buer, there is
no pre-dened phase relationship between the DCO output and the reference (REF). Con-
sequently, the resulting phase error, Gated, cannot be directly attributed to FERR. To
mitigate this, a delay locked loop (DLL) consisting of the sub-sampling BBPD and accumu-
lator (ACCP) tunes the delay of a digitally controlled delay line (DCDL) such that BBPD
inputs are aligned. The frequency tracking path is enabled after the DLL is locked and the
BBPD output is integrated only when the injection path is gated. Note that because the
same BBPD is used in the DLL and FTL, its oset is not critical.
The proposed FTL architecture resembles a delay/phase-locked loop (D/PLL) architec-
ture [110] in which the proportional control is implemented in phase domain using accu-
mulator ACCP and integral control using accumulator ACCI. Both control paths operate
simultaneously but in an orthogonal manner; the integral control is updated only when in-
jection is gated, while the DLL accumulator is updated when injection pulses are applied.
The DLL has to be faster than the frequency tracking path for accurate frequency error
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detection and to guarantee stable operation. The gating rate is made programmable and
can take three values in the prototype (1/2, 1/4, 1/8). Lower gating rate is sucient because
FTL needs only to track slow variations caused by changes in voltage and temperature.
5.3.3 Phase Domain Response (PDR) Analysis
Pulse injection into an oscillator will perturb both amplitude and phase of the oscillator.
Because of the amplitude limiting dynamics of the oscillator, amplitude variations due to
pulse injection will decay rapidly in a couple of oscillator cycles. On the other hand, phase
uctuations persist indenitely as was shown in [111]. It can be shown that an injection
pulse that is in the form of small current impulse will only change the voltage across the
capacitor (Vc) and will not aect the current through the inductor [111]. The resultant
oscillator phase change will depend on the position of the pulse with respect to the oscillator
phase. For example, a pulse injected near the zero crossing of Vc will have a strong eect
on phase and negligible eect on amplitude. Injection when Vc is near its peak will mainly
cause amplitude change and minimal phase shift. This means pulse injection into oscillator
is a time variant process as described by the impulse sensitivity function (ISF) introduced by
Hajimiri in [111] for phase noise analysis. In [112], a phase domain model for injection locked
oscillator (ILO) based on ISF is introduced. Dunwell [113] shows that the ISF approach is
limited to small-signal analysis and cannot model ILO under large-signal injection.
In [113,114], transient simulations were used to describe ILO's large-signal phase domain
response (PDR) under dierent injection conditions. A closed-form expression for PDR when
the injection pulse is narrow was reported in [100]. These expressions become inaccurate
under strong injection especially when the injection pulse width (D) is comparable to the
oscillator period. Furthermore, the asymmetric nature of ILO described in [113] is not
captured. In view of these drawbacks, we seek to develop accurate analysis for large-signal
PDR under dierent injection conditions.
The oscillator can be represented by the half circuit shown in Fig. 5.8(a) where the injection
switch is modeled by its on resistance (Rsw). The tank losses are represented by parallel
resistance (Rp) and the oscillator free-running frequency is equal to !o = 1=
p
LC. The
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Figure 5.8: PDR analysis. (a) LC oscillator simplied half circuit with an illustrating
timing diagram, (b) voltage phasor diagram, and (c) PDR diagram.
injection pulse whose width is D will cause the switch to turn on and change the voltage
across the capacitor (Vc). Assuming Rsw  Rp, this circuit can be further simplied as
a simple RC circuit because current through the inductor is not aected and Rp can be
ignored [99, 111]. Input phase (i) is dened as the phase dierence between the center of
the injection pulse and the oscillator phase, and the output phase (o) represents the change
in oscillator phase after it is pulled towards the injection pulse as illustrated by Fig. 5.8(a).
The voltage change across the capacitor due to injection will depend on the time constant
( = RswC), the capacitor voltage (Vc) during injection, and pulse width (D). Without
injection, the capacitor voltage can be expressed as Vc(t) = A sin(!ot + i), where A is the
oscillation amplitude. When the injection pulse width is much less than the oscillator period
(i.e. D!o  2), the capacitor voltage can be approximated by a constant during injection
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(i.e. from  D=2 to D=2) as Vc;inj = Vc(0) = A sin(i). Consequently, the voltage change
due to injection can be approximated as V = Vc;inj (1  e D= ) as in [100].
However, this narrow pulse analysis is not accurate because it ignores the change of Vc(t)
during the duration of the injection pulse. In order to account for the eect of the pulse
width correctly, we divide the injection pulse into M innitesimally small pulses, each having
a width of d = D=M (see Fig. 5.8(a)). Each of the kth pulse causes a change in Vc by vk.
By summing the changes vk from each pulse, the total change in capacitor voltage can be
calculated accurately. As d!o  2, vk can be expressed as:
vk = Vc;k (1  e d= ) t Vc;k d

(5.1)
where Vc;k is the capacitor voltage when pulse k is applied. The phase component of Vc;k
will depend on the position (x) of pulse k, and as x increases the phase dierence between
thin pulse k and oscillator zero crossing decreases. So when pulse position x changes from 0
to D, Vc;k phase will change from i + 0:5!oD to i   0:5!oD as illustrated in Fig. 5.8(a).
Vc;k can be expressed as follows:
x = 0 ) Vc;0 = Asin(i + 0:5!oD) (5.2)
x = d ) Vc;1 = Ae d= sin(i + 0:5!oD  !od) (5.3)
x = kd ) Vc;k = Ae kd= sin(i + 0:5!oD  !okd) (5.4)
Consequently, we can express the normalized total change in capacitor voltage due to
injection as:
INJ =
1
A
X
k
vk cos(!okd) =
1
A
X
k
Vc;k
d

cos(!okd)
=
X
k
e kd= sin(i + 0:5!oD  !okd) cos(!okd) d

(5.5)
The cos(!okd) term is added to account for the phase dierence between pulses, as vk
are summed as vectors. As d! 0, the summation can be transformed into integration from
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x = 0 to x = D where x = kd.
INJ(i) =
1

Z D
0
e x= sin(i + 0:5!oD  !ox) cos(!ox) dx (5.6)
INJ(i) =
1
2
sin(i +
!oD
2
) (1  e D= )  1
2 + 8!2o
2

2!o cos(i +
!oD
2
)  sin(i + !oD
2
)  e D=

2!o cos(i   3!oD
2
)  sin(i   3!oD
2
)

(5.7)
Once INJ(i) is obtained, a phasor diagram for the oscillator under injection can be drawn
as shown in Fig. 5.8(b) as in [100, 115]. The center of the pulse is assumed as the reference
phase. Using simple trigonometry the phase domain response (PDR) that denes the relation
between input phase (i) and output phase (o) can be deduced as follows:
o = i   tan 1(tan(i) INJ  sec(i)) (5.8)
Figure 5.8(c) illustrates an example of a PDR diagram where o is drawn as a function
of i. A few insightful observations can be deduced from this diagram. First, PDR is a
periodic function with a period of . This indicates that pulse injection stimulates positive
and negative edges of the oscillator equally. Consequently, the pulse can be locked to either
positive or negative edges depending on the initial input phase i;init. This may create a 
phase ambiguity in the output phase, which has to be taken into consideration in applications
that require output phase to be deterministic. Second, we can observe that o goes to zero
when i gets close to =2. At these points, the oscillator output voltage will be at peaks
or troughs where injection pulse will cause minimal phase change, but can cause signicant
change in amplitude. The injection strength () dened as the slope of the PDR and can
be expressed as follows:
(i) =
do
di
= 1  sec(i)
2  0INJ sec(i) INJ  sec(i) tan(i)
1 + (tan(i) INJ sec(i))2 (5.9)
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where 
0
INJ is the rst derivative of (5.6). From the PDR, we can intuitively understand the
dynamics of injection locking. When FERR = 0, pulses injected at reference rate with an
initial phase of i;init will pull the oscillator phase by o(i;init), so that the next injection
pulse will have a smaller i. In steady state, o reaches zero and the settling behavior
depends on i;init and INJ. In case FERR 6= 0, the accumulated phase error (2EN), where
E = FERR=FOUT, in each injection period has to be compensated to maintain the lock
condition, in steady state. By treating each period of the injected signal as a discrete-time
event [92,113], sub-harmonic ILO behavior can be described using:
i[n + 1] = i[n]  o[n]  2EN (5.10)
where in steady state, the injection pulse will be locked with the oscillator, and their phase
dierence will be xed and reach a steady state value (i.e. i[n + 1] = i[n] = i;ss). The
steady state condition i;ss depends on the amount of excess phase required to compensate
for frequency error as o(i;ss) =  2EN. From the PDR, we can nd o;max and o;min
where there is no injection strength (i) = 0 (see Fig. 5.8(c)). Then the lock-in boundaries
can be deduced from E;max =  o;min=(2N) and E;min =  o;max=(2N).
To validate the accuracy of the proposed analysis, PDR is extracted using transient sim-
ulations, similar to [113, 114], for an 8GHz LC oscillator under injection. As shown in
Fig. 5.9, the PDR simulation results match theoretical analysis for various pulse widths
(D) and switch resistances (Rsw). Even in case of a very strong injection (Rsw=10
 and
 ! 1) as shown in Fig. 5.9(c), the analysis captures ILO's non-linear behavior accurately.
The asymmetric nature of the PDR can be readily observed especially as D increases (see
Fig. 5.9(b)). Because of the nite width of the pulse, pulse injection ability in delaying the
oscillator phase is higher than advancing it. This asymmetry is captured accurately using
the proposed analysis compared to the analysis with thin pulse assumption [100].
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Figure 5.9: PDR analysis and simulation results in case (a) Rsw=20
, D=20ps, (b)
Rsw=40
, D=40ps, (c) Rsw=10
, D=25ps, and (d) Rsw=40
, D=25ps.
5.3.4 Phase Noise Analysis
In this section, we will analyze the phase noise behavior of sub-harmonic ILO, then employ
it in a complete linear model for the whole ILCM architecture. Fig. 5.10(a) depicts a
phase domain model of sub-harmonic ILO based on (5.10) [92, 113]. For the purpose of
noise analysis, the non-linear PDR can be substituted by its slope (i;ss) where i;ss is a
function of frequency error E. Reference clock and DCO phase noise are represented by
their respective power spectral densities SnR and SnDCO . The total output phase noise
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SOUT can be calculated using:
SOUT =
 N (E)1  (1  (E)) z 1
2 SnR + 1  (E) z 11  (1  (E)) z 1
2 SnDCO (5.11)
where reference phase noise is low-pass ltered and DCO phase noise is high-pass ltered
before they appear at the output. The lter bandwidth depends on the injection strength
(E). From the PDR analysis, as frequency error deviates from zero, (E) drops and
accordingly the ltering bandwidth drops and the phase noise performance is degraded.
Recently, rigorous phase noise analysis of ILO in [114] predicts the existence of the additional
contribution due to power spectrum folding of oscillator phase noise. This arises from the
sub-sampling of noise operated by pulse injection and it degrades the output phase noise
over free-running phase noise at oset frequencies near FREF by almost 3dB [114].
Fig. 5.10(b) shows the discrete-time phase-domain linear model of the ILCM. This linear
model is used for stability and noise analysis of the ILCM system. Unlike a PLL, the
oscillator tracks the reference clock through two paths: injection path and tuning path. The
sub-harmonic ILO model is simplied as a discrete-time integrator and a delay element.
The frequency tracking loop (FTL) behaves as a bang-bang DFLL. The frequency tuning
of DCO is modeled as an integrator in z-domain with gain 2KFTR, where KF [Hz/LSB] is
the DCO gain and TR = 1=FREF is the reference period. The BBPD is represented by its
linearized gain (KBBPD). As the DCDL delays the reference clock before BBPD, it can be
modeled as a combination of a summing block and a gain KDL [rad/LSB]. The DLL and
frequency tuning accumulators have transfer functions of Hp(z) and Hi(z) respectively. The
DLL random and quantization noise sources are modeled as input-referred phase noise with
power spectral density SnDLL , while DCO quantization noise has a power spectral density
SQDCO . The total output phase noise SOUT can be calculated using:
SOUT = jNTFR(z)j2 SnR + jNTFDCO(z)j2 SnDCO +
NTFDCO(z) 2KFTR1  z 1
2 SQDCO
+
NTFDCO(z)HDLL(z)Hi(z) 2KFTR1  z 1
2 SnDLL (5.12)
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where NTFR(z) and NTFDCO(z) are the noise transfer functions of reference and DCO phase
noise respectively. Because the injection path has a much higher bandwidth than the tuning
path, NTFR(z) and NTFDCO(z) can be approximated as in (5.11). The HDLL(z) represents
a high-pass transfer function of the DLL:
HDLL(z) =
KBBPD
1 + KBBPDKDLHp(z)
(5.13)
Because of the low bandwidth of the frequency tuning path, the FTL noise is ltered,
such that the output phase noise is mainly determined by reference and oscillator phase
noise. The analysis shows the great dependence of ILCM phase noise performance on the
relative frequency error (E). As NTFR(z) and NTFDCO(z) depend on the injection strength
((E)), the phase noise performance is degraded considerably as E deviates from zero. This
illustrates the importance of the proposed FTL to achieve robust operation and excellent
performance across voltage and temperature variations.
5.4 Building Blocks
5.4.1 DCO
The schematic of the 16-bit LC DCO is shown in Fig. 5.11. It consists of an NMOS cross-
coupled pair, a resistive bias network, a PMOS injection switch, and a high Q LC tank.
A single-turn center-tapped 425pH inductor is implemented using ultra-thick metal layer
to maximize its quality factor. This helps to reduce DCO's power consumption and tem-
perature sensitivity. The tail bias current is controlled digitally by RDAC[2:0]. Frequency
tuning is realized using two MOS capacitor banks (8-bit coarse and 8-bit ne). The coarse
capacitor bank is implemented using binary weighted MOS capacitors to tune the frequency
from 6.75GHz to 8.25GHz with a step size of about 6MHz. The ne capacitor bank is im-
plemented using minimum size devices to achieve ne resolution of 17ppm/LSB at 6.8GHz.
Two dimensional (4x4) binary-to-thermometer decoder is used to achieve good tuning lin-
earity with reasonable number of control lines [116]. The 4-LSBs (FFS[3:0]) are decoded to
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control 16-rows via R[15:0], while the 4-MSBs (FFS[7:4]) are decoded to control 16-columns
via C[15:0] and A[15:0]]. R, C, and A controls are latched outside the varactor array, to
avoid any coupling between RF lines and reference clock. Even and odd local decoders with
matrix switching are used to realize zigzag switching order with only one (R, C or A) con-
trol line changing at a time to eliminate any glitch. The proposed varactor control scheme
guarantees monotonicity and helps to achieve excellent linearity.
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Figure 5.11: LC-based DCO implementation.
The DCO core is optimized to minimize power consumption, as the required phase noise
performance is relaxed by injection locking. The DCO core consumes about 2mA from a 1V
supply at 6.8GHz. Figure 5.12 shows measured and simulated results of the DCO at 6.8GHz
when it is free-running and when it is injection locked (N=64) using two dierent widths
for injection transistor. The measured free-running DCO phase noise is around -120dBc/Hz
at 1MHz oset, which translates to a FoMVCO of -193.6dB. We notice that injection locking
increases phase noise by almost 3 dB at higher oset frequencies as demonstrated by [114].
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Figure 5.12: Injection locked DCO phase noise measurement and simulation results at
6.8GHz.
5.4.2 Pulse Generator and Other Blocks
The schematic of the pulse generator is shown in Fig. 5.13. It generates a narrow pulse
using the positive edge of reference clock (REF) and injects it into the DCO using a 2-bit
programmable PMOS switch. The pulse width can be varied from 20ps to 35ps using 4-bit
digitally controlled delay cell to control injection strength and ltering bandwidth. A NOR
gate implements the injection gating functionality after synchronization with REF negative
edge.
The 10-bit digitally controlled delay line (DCDL) is implemented using a cascade of 16
identical delay cells similar to [27]. Each delay stage consists of an inverter loaded with a
6-bit MOS capacitor bank followed by another inverter to restore fast rise and fall times.
The DCDL provides about 150ps incremental delay to ensure DLL locking at lowest DCO
frequency. The sub-sampling BBPD is implemented using a sense amplier (SA) based
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Figure 5.13: Schematic of the programmable pulse generator.
ip-op followed by a symmetric latch to minimize the hysteresis [117].
5.5 Measurement Results
The proposed injection locked clock multiplier depicted in Fig. 5.7 was fabricated in 65nm
CMOS process and its die photograph is shown in Fig. 5.14. It occupies 0.25mm2 active
area. The total power consumption is less than 2.25mW at a supply voltage of 0.9V, of
which the DCO and its buer consume less than 1.8mW. The chip is characterized using
Agilent N9000A spectrum analyzer (SA) and Agilent E5052B signal source analyzer (SSA).
The measured coarse tuning curve of the DCO is shown in Fig. 5.15(a). The output fre-
quency is tuned from 6.75GHz to 8.25GHz by steps of 6MHz by controlling the 8-bit coarse
capacitor bank. A small coarse step is employed to guarantee at least 200% overlap between
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coarse and ne tuning curves. The ne tuning characteristics is measured at 6.8GHz, where
the approximate frequency resolution (1LSB) is 115kHz (17ppm). The measured dieren-
tial non-linearity (DNL) and integral non-linearity (INL) of the ne tuning are shown in
Fig. 5.15(b). The eectiveness of the proposed zigzag switching order is validated by the
excellent DNL/INL performance. The DNL measurement also includes error due to the
free-running DCO noise. The sensitivity of the DCO to voltage and temperature variations
is measured and the results are shown in Fig. 5.16. When the supply voltage is varied from
0.85 to 1.15V, the frequency only changes by less than 0.25% when the output frequency
is 6.75GHz. This variation is largely due to change in the DCO amplitude with the supply
due to the resistive bias network. The variation across temperature is less than 0.20% at
8.25GHz and improves as the tank capacitance increases to less than 0.125% at 6.75GHz.
420µm
60
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DLF DCDL
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PD PG
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DCO
Figure 5.14: Die photograph.
The performance of the ILCM is characterized using an external 106.25MHz reference
clock that has about 0.36psrms measured integrated jitter from 10kHz to 40MHz and a noise
oor of -150dBc/Hz as shown in Fig. 5.17. The measured phase noise of the open loop
ILCM without FTL at 6.8GHz is depicted in Fig. 5.17. In case of a zero FERR and 64
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Figure 5.15: Measured DCO tuning characteristics: (a) coarse tuning, (b) ne tuning
DNL/INL.
multiplication factor, an excellent jitter of 173fsrms, integrated from 10kHz to 100MHz, is
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Figure 5.16: Measured DCO free-running frequency across (a) temperature, and (b) supply.
achieved, which is limited only by the reference clock noise. However, in the presence of a
frequency error FERR, the performance of the open loop oscillator degrades considerably as
depicted in Fig. 5.18(a). The integrated jitter increases from 173fsrms to about 314fsrms when
FERR=360ppm. When the frequency tracking loop is enabled using a pulse gating rate of
1/8, FERR is corrected and the excellent jitter performance is recovered. The integrated jitter
is about 184fsrms, independent of FERR. This indicates that FTL adds less than 50fsrms of
noise to the ILCM. Similar jitter performance is achieved across the entire frequency range.
Figure 5.18(b) shows the measured phase noise plots at 8GHz with FTL and without FTL
(FERR = 0). We also observe that pulse gating (= 1/4) causes slight reduction in the noise
ltering bandwidth.
The measured output spectrum of ILCM with FTL at 6.8GHz is shown in Fig. 5.19, where
the measured reference spur is around -42dBc. The eectiveness of the proposed frequency
tracking loop (FTL) to desensitize the performance across voltage variations is demonstrated
by measuring reference spur and integrated jitter across supply voltages ranging from 0.88V
to 1.08V (see Fig. 5.20). The measured DCO free-running frequency varied by 20MHz in
this range, which is about 8 the lock-in range. The conventional ILCM loses lock beyond
25mV supply variation, while the proposed FTL maintains lock with an integrated jitter
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Figure 5.17: Measured phase noise of the reference clock and ILCM output without FTL in
case of FERR = 0 at 6.8GHz.
ranging from 180fsrms to 215fsrms. The measured reference spur is around -40dBc across the
entire supply range.
The performance summary and comparison with state-of-the-art ILCMs are shown in
Table 5.1. The proposed architecture achieves excellent jitter and spurious performance
even with a large multiplication factor of 64. Compared to prior art, which either relies
on a complex power hungry architecture [99] or sensitive analog approaches [100, 101], the
proposed frequency tracking loop is based on a simple and accurate digital pulse gating
technique that ensures robust operation across PVT variations. The proposed architecture
achieves the best power eciency of 0.33mW/GHz and the best-reported FoMJ of -251dB.
This FoMJ is dened by [38] to reect the jitter power trade-o in clock multipliers as plotted
in Fig. 5.21(a) for state-of-the-art integer-N clock multipliers. However, in practice, achieving
excellent FoMJ is more challenging at higher frequencies especially as the multiplication
factor (N) increases. To clarify this, Fig. 5.21(b) plots the FoMJ and the output frequency
of state-of-the-art integer-N clock multipliers. This work achieves at least 3dB improvement
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Figure 5.18: Measured ILCM phase noise with FTL at (a) 6.8GHz, and (b) 8GHz.
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Figure 5.19: Measured output spectrum of the proposed ILCM with FTL (at 6.8GHz,
N=64).
in state-of-the-art FoMJ even while using a large multiplication factor of 64.
5.6 Conclusion
Sub-harmonically injection locked clock multipliers (ILCMs) provide a simple means to
achieve superior jitter performance. While ILCMs oer many advantages in terms of phase
noise, power, and area compared to classical PLLs, they suer from a narrow lock-in range
especially at a large multiplication factor (N). Because of the variations in the oscillator
free-running frequency, in practice the performance of ILCMs is vulnerable against process,
voltage, and temperature (PVT). In this work, a low phase noise 6.75-8.25GHz injection
locked clock multiplier is presented. It employs an all-digital continuous frequency tracking
loop (FTL) to ensure robust operation across PVT variations even with a narrow lock-in
range. This enables achieving low power operation and large multiplication factor of 64.
The measured jitter is only 190fsrms integrated from 10 kHz to 100 MHz. The power con-
sumption is less than 2.25mW from 0.9V supply voltage for an output frequency range of
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Figure 5.20: (a) Measured integrated jitter, and (b) measured reference spur versus supply
voltage with and without FTL.
6.75-8.25GHz. This translates to an excellent gure-of-merit (FoMJ) of -251dB. This chap-
ter also introduced an accurate theoretical analysis for phase domain response (PDR) of
injection locked oscillators. Compared to ISF-based models, the proposed PDR analysis
captures the large-signal behavior of pulse injection, provides accurate analytical prediction
of asymmetric lock-in range, injection strength, tracking bandwidth, locking time, and phase
noise performance of ILCMs.
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CHAPTER 6
RAPID ON/OFF FRACTIONAL-N
INJECTION-LOCKED CLOCK MULTIPLIERS
6.1 Introduction
With the continuous increase in data rates of wireline and wireless communication systems,
there is a growing demand for high frequency frequency synthesizers with stringent per-
formance requirements. Fractional-N frequency synthesizers oer full frequency planning
exibility with very ne granularity (100Hz) using a low-frequency reference clock (FREF)
provided by a single crystal oscillator. However, their phase noise performance is usually
compromised by the quantization noise of the fractional-N operation. In conventional phase-
locked loops (PLLs), fractional divider quantization noise can be suppressed by lowering the
PLL bandwidth or using quantization noise cancellation (QNC) techniques [5, 13]. But fur-
ther improvement of conventional PLL phase noise performance, to achieve superior jitter
performance (<200fsrms), always comes with a large power consumption penalty (tens of
mWs) [57,88,89]. This is due to the fundamental coupled noise bandwidth tradeo between
high-pass ltering of oscillator noise and low-pass ltering of noise from the other loop com-
ponents such as the charge pump and divider. This imposes stringent noise requirements on
the oscillator and/or loop components, thus resulting in a considerable increase in power and
area. This design challenge limits the eciency of conventional fractional-N PLLs, which is
quantied by the jitter-power gure-of-merit (FoMJ) introduced in [38].
As a promising architecture to alleviate this tradeo, sub-harmonic injection locking was
proposed for low-noise clock generation [99, 102]. By directly injecting a train of narrow
pulses periodically at reference frequency FREF into a free-running oscillator, the oscillator
* Part of this chapter is reprinted, with permission, from A. Elkholy, A. Elmallah, P. K. Hanumolu,
\Robust Rapid on/o Fractional-N Injection Locked Clock Multiplier," to be submitted to IEEE J. of
Solid-State Circuits.
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Figure 6.1: Classical ILCM for integer-N multiplication (N = 4): schematic, discrete-time
model, and timing diagram.
can be locked to the Nth harmonic such that FOUT = NFREF as illustrated by the timing
diagram in Fig. 6.1 for N = 4. In the locked state, the oscillator tracks the reference clock
and the oscillator close-in phase noise is greatly suppressed. As a result superior jitter
performance that is only limited by the reference clock noise can be achieved. However, in
practice the spurious and jitter performance of injection-locked clock multipliers (ILCMs) is
sensitive to any frequency error between the oscillator free-running frequency FFR and the
target frequency NFREF. Robust performance can be achieved by employing a frequency-
tracking loop (FTL) to continuously tune FFR to be very close to NFREF. Hence an excellent
jitter performance (<200fsrms) is achieved in a power and area ecient manner, independent
of process, voltage, and temperature (PVT) variations [99,118].
Unfortunately, ILCMs have been fundamentally limited to only integer-N operation and
cannot be used for fractional-N frequency synthesis. A coarse fractional-N ILCM operation
is realized by rotating the injection across ring oscillator delay stages [85], but the jitter
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performance is limited (>4psrms) due to the mismatch between the ring delay stages. In
this work, we propose a solution to this major challenge in order to leverage the merits of
injection locking to achieve robust low jitter fractional-N ILCM operation at a low power
consumption. We employ digital-to-time converter (DTC)-based quantization noise cancel-
lation (QNC) techniques in order to align injected pulses to the oscillator's zero crossings.
A 10-bit DTC with a very ne time resolution (300fs) is implemented using a multi-stage
digitally controlled delay line (DCDL). By proper control of DCDL, injection pulse always
occurs ideally at the zero crossing of oscillator output, which enables it to pull the oscillator
toward phase lock, thus realizing a fractional-N ILCM.
A prototype 20-bit fractional-N ILCM that consumes 3.25mW power is fabricated in
65nm CMOS process [119]. The prototype achieves the best-reported FoMJ in both integer-
( 255dB) and fractional-N ( 252dB) modes. The proposed fractional-N clock multiplier
also features the rst-reported rapid on/o capability, where the absolute jitter is bounded
below 4ps after less than 4ns, illustrating almost instantaneous settling. Leveraging this
rapid on/o capability, tremendous energy can be saved by turning on the clock multiplier
only when needed. Energy proportional links seek to leverage idle times during the link
operation to save power at the system-level [120, 121]. By minimizing the synchronization
time to nanoseconds range, reliable and ecient energy-proportional links can be realized.
The rest of the chapter is organized as follows. Section 6.2 explains the basic concept
of operation of the proposed fractional-N ILCM. Section 6.3 focuses on the fast settling
aspects of the proposed ILCMs and demonstrates its rapid on/o capability. The circuit
implementation of critical building blocks is presented in section 6.4. The measured results
from the test chip are shown in section 6.5. Finally, the key contributions of this work are
summarized in section 6.6.
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6.2 Fractional-N Operation of ILCM
6.2.1 Basic Operation
Injecting a narrow pulse into an oscillator perturbs its phase. The oscillator phase, dened
by its zero crossing, will be pulled towards the injection pulse. The oscillator output phase
perturbations (O) due to pulse injection persist indenitely. This phase shift O depends
on the position of the pulse with respect to the oscillator phase, which is dened as the input
phase error (E). In case of an early pulse (E > 0), the oscillator phase is advanced by a
positive phase shift, while a late pulse (E < 0) delays the oscillator phase by a negative
phase shift. The relationship between the input phase error E and output phase shift
O is dened by the pulse injection phase domain response (PDR) [118]. The PDR acts
as an implicit phase detector for injection locked clock multipliers (ILCMs). The PDR is
inherently a non-linear transfer function, which depends on the oscillator and injection pulse
waveforms, similar to a sub-sampling phase detector. The detailed analysis of PDR can be
found in [118]. Ideally, when there is no frequency error, both input phase error E and
output phase shift O reaches zero.
Sub-harmonic ILCM can be modeled using a rst order model as shown in Fig. 6.1.
As pulse injection process occurs at reference rate, the model is a discrete time model.
Unlike classical PLLs, injection locked clock multiplication is a divider-less sub-sampling
operation. Therefore, the reference phase REF is scaled by the multiplication factor N,
then the oscillator phase is subtracted to attain the input phase error E. The output phase
shift O due to PDR is added to the oscillator phase to attain the new oscillator phase OUT.
The timing diagram in Fig. 6.1 illustrates the integer-N injection locked clock multiplication
process for N = 4. Assuming there is no frequency error, E equals to zero in steady state
and the oscillator phase tracks the reference and its phase noise is greatly suppressed.
However, the operation of ILCM fails when it is used for fractional-N clock synthesis.
In the example shown in Fig. 6.2, N equals to 4 and the fractional part  equals to 1/3.
Assuming there is no frequency error, the oscillator accumulates an additional phase of
TOSC=3 every reference cycle, and the injection pulse is not anymore aligned with oscillator
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Figure 6.2: Classical ILCM for fractional-N multiplication (N = 4 and  = 1=3):
schematic, discrete-time model, and timing diagram.
zero crossings. This additional phase appears as an input phase error E as shown in the
timing diagram. E rolls over every 3 reference cycles from 0 to 2, where it goes beyond the
valid operating region of the PDR. As a result, the oscillator cannot be injection locked and
it operates in an unlocked state with poor frequency stability and phase noise performance.
Noting that the oscillator accumulates an additional phase of TOSC= every reference
cycle, E can be made zero by adding the same amount of phase shift to the reference
clock as well. To this end, a digitally controlled delay line (DCDL) is introduced in the
injection path as shown in Fig. 6.3. Ideally, the DCDL ensures the pulse injection always
occurs at the oscillator zero crossing. As a result, the input phase error E reaches zero
and the oscillator can be pulled by the injection pulse towards phase lock, thus realizing a
fractional-N ILCM where the output frequency FOUT = (N + ) FREF. This is illustrated
by an example for N = 4 and  = 1=3. We can see, in the model shown in Fig. 6.4, that
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Figure 6.3: Fractional-N ILCM operation concept using delay modulation of the injection
pulse.
the added phase shift by the DCDL ideally cancels the accumulated phase shift TOSC= due
to the fractional operation. The DCDL delay control word (DCW) is chosen such that the
added delay is equal to TOSC, 2TOSC=3, TOSC=3 in 3 consecutive reference clock cycles. Note
that adding a delay of TOSC in the fourth reference cycle results in having 5 oscillator cycles
in between third and fourth injection pulses. This behavior is analogous to cycle swallowing
present in classical multi-modulus divider-based fractional-N synthesis. The periodic nature
of the PDR obviates the need for innite phase shifting capability of the DCDL. Under this
condition, injection pulse occurs ideally at the oscillator zero crossing, and phase locking
condition is realized. As shown in the timing diagram in Fig. 6.4, within 3 reference cycles,
there are 13 oscillator cycles, thus FOUT equals to (4+1=3) FREF. Another example is shown
in Fig. 6.5, where the fractional part  = 2=3. The DCW is chosen such that the added delay
is equal to TOSC, TOSC=3, 2TOSC=3 in 3 consecutive reference clock cycles. Two oscillator
cycles are swallowed between the second and third injection pulses and between the third
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Figure 6.4: Proposed ILCM for fractional-N multiplication (N = 4 and  = 1=3):
schematic, discrete-time model, and timing diagram.
and fourth injection pulses. As a result, there are 14 oscillator cycles with every 3 reference
cycles, thus FOUT equals to (4 + 2=3) FREF.
Generally, within M reference cycles, there are S cycles swallowed as illustrated in Fig. 6.6.
This means in steady state:
MTREF = M(N + ) TOSC = (M  S) NTOSC + S (N + 1)TOSC (6.1)
Therefore, the fractional part  = S=M. This clearly illustrates that the output frequency
is dened deterministically by the cycle swallowing process, which is similar to the standard
multi-modulus divider-based fractional-N synthesis. Based on this concept, a higher order
delta sigma () modulator can be used to generate the DCW sequence of the DCDL as
depicted in Fig. 6.7. Delay modulation using the DCDL resembles a time-domain QNC
technique to ensure the input phase error E does not go beyond its valid operating region
in the PDR. Using a second order  modulator, the quantization noise is shaped and
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Figure 6.5: Proposed ILCM for fractional-N multiplication (N = 4 and  = 2=3):
schematic, discrete-time model, and timing diagram.
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Figure 6.6: Timing diagram of the proposed FN-ILCM.
spread more in time, so the DCDL must span a range of 2TOSC to cancel it. However, this
cancellation process is susceptible to errors in the DCDL characteristics and to be addressed
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by a background calibration scheme.
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Figure 6.7: Block diagram of the fractional-N ILCM using a second order  modulator.
6.2.2 DCDL Background Calibration
A DCDL gain error leads to imperfect quantization noise cancellation (QNC). As a result,
the  quantization noise leaks to output and the phase noise performance is degraded
considerably. Time-domain behavioral simulation is used to evaluate this degradation using
FREF=125MHz, N = 64,  = 1=256. The simulated output phase noise, shown in Fig. 6.8,
exhibits a signicant performance degradation with larger DCDL gain error. In order to
mitigate this phase noise degradation, the DCDL gain (KDCDL) has to be calibrated for a
complete QNC. KDCDL is scaled by multiplying digitally the DCDL digital phase control
EQP by KCAL to match the pTOSC, where p is the order of the  modulator as shown
in Fig 6.9. The DCDL gain calibration factor KCAL is estimated in a background manner
using a least-mean square (LMS) correlation algorithm, similar to LMS schemes in digital
PLLs [9, 53]. The LMS correlates the phase control EQP with an error signal that captures
the residual phase error due the DCDL gain error.
As the phase detection process is implicit in the PDR of the injection locked oscillator,
a dedicated phase detector is required. A sub-sampling bang-bang phase detector (BBPD)
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∆T
Pulse Gen.REF OUT
DCO
INJ
FCW ∆Σ
Mod
KCAL
DCW[k]
DCDL
ACC EQP[k]
REFFN
KDCDL.KCAL = pTOSC
pTOSCKDCDL
Figure 6.9: Fractional-N ILCM with a calibrated DCDL gain.
generates the error signal Err[k] for a sign-based LMS algorithm as depicted in Fig. 6.10.
Because of the delay in the pulse generator and DCO buer, there is no pre-dened phase
relationship between the DCO output and the modulated REF. This time oset may cause
the BBPD output to be stuck at continuous +1 or continuous  1. To mitigate this, a DLL
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Figure 6.10: Background LMS calibration scheme for scaling DTC gain in fractional-N
ILCM.
consisting of the BBPD and accumulator ACCP tunes the delay of another DCDLL such that
BBPD inputs are aligned on average. As a result, the error signal captures the residual phase
error due the DCDL gain error. Consequently, the LMS calibration converges properly.
6.2.3 Frequency Tracking Loop
Besides DCDL gain error, the superior performance of ILCMs can be degraded by the
frequency drift of the oscillator. In practice any frequency error FERR between the oscil-
lator free-running frequency FFR and the target output frequency FOUT = (N + )FREF
will degrade the random and deterministic jitter performance of the clock multiplier. If
FERR is larger than the lock-in range FL, the oscillator cannot be locked and operation
fails. In case FERR is smaller than FL, the injection pulses compensate for the accumu-
lated phase error for (N-1) cycles due to FERR by having a non-zero output phase shift
in steady state O;ss =  2NE, where E = FERR=FOUT is the relative frequency error.
As O;ss deviates from zero, the eective injection strength (), the PDR slope in steady
state, is reduced and consequently ltering bandwidth is reduced. As a result, the phase
noise performance degrades considerably as illustrated in Fig. 6.11. Furthermore, this peri-
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odic correction appears as a deterministic jitter, which translates to a large reference spur
(SpurdBc  20 log(EN)) [99].
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Figure 6.11: The impact of frequency error: (a) output spectrum of ILCM, (b) phase
domain response, and (c) phase-domain noise model.
Using a pulse-gating technique, an all-digital continuous frequency tracking loop (FTL)
for integer-N ILCMs is introduced in [105]. By disabling or gating some injection pulses, the
accumulated phase error in N cycles due to FERR can be measured using the sub-sampling
BBPD. The measured error is integrated using a digital accumulator whose output updates
the frequency of the injection-locked DCO incrementally at every pulse gating event. Injec-
tion gating resolves the race condition present in injection locked-PLLs, as it decouples the
FTL from the injection path. As a result, the phase-locking condition is now only deter-
mined by the injection path. This ensures robust operation across supply and temperature
variations with excellent jitter and spurious performance. A similar pulse-gating-based FTL
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is used in the work for fractional-N synthesis, except for the addition of a second order 
modulator in the integral path as demonstrated in Fig. 6.12. As the integral path accumu-
lator ACCI (and hence the DCO) is only updated at every gating pulse, a fractional spur
is generated at the gating frequency. The added  modulator up-samples ACCI input
from gating frequency to FREF and shapes DCO quantization noise, and hence considerably
suppresses this spur.
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Figure 6.12: Schematic of the proposed fractional-N ILCM with FTL.
6.3 Rapid On/O ILCM
In energy-constrained applications, the clock generator can be turned o to save power when
idle and powered back up only when needed. This power cycling technique is commonly used
to realize burst-mode operation in both wireline and wireless communication systems, and
it is usually constrained by the settling time of classical PLLs. Therefore rapid on/o clock
generators with a minimum power-on time and minimum o-state power are highly desirable.
While it is possible to reduce PLL settling time by increasing its bandwidth, the reference
frequency sets an upper bound for the bandwidth about FREF=10 [122]. Therefore, with
10-100MHz FREF the PLL settling time is in the order of several s.
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Figure 6.13: Phase settling behavior of ILCM.
Using the proposed digital architecture, the DCO digital control word is stored during
the o state and restored at power-on for instantaneous frequency locking. Any residual
frequency error caused by supply or temperature variations during the o state is corrected
as long it is within the ILCM lock-in range. To ensure that, the time duration of the sleep
state is limited to 1ms. Thus, the power-on time is limited by the phase settling behavior.
ILCM inherently has a faster phase transient response compared to PLLs, because of it sub-
sampling phase detection characteristics. The phase settling time strongly depends on the
injection strength () and the initial phase error (E;init). E;init depends on the unknown
oscillator phase OSC on start-up, thus it can take any value from  to +. As result, the
power-on time is limited to several reference cycles as illustrated in Fig. 6.13.
To overcome this limitation, our goal is to turn-on the ILCM with almost zero initial
phase error E;init. This can be achieved by kick-starting the oscillator by a controlled start
pulse. A conventional LC-tank builds up oscillations by amplifying thermal noise voltage,
where its output phase is random and its start-up time takes several nanoseconds. Using the
start pulse kick as a xed initial condition for every power-on event [120], the output phase
trajectory of an oscillator will be deterministic. By controlling the phase of the synchronized
start signal using a DCDLS, we can ensure almost zero initial phase error E;init as shown
in the timing diagram in Fig. 6.14. As a result, a very rapid turn-on time, in the order of
2-4ns, is achieved, that is only limited by the oscillator amplitude settling behavior. DCDLS
is calibrated in background using a DLLS to track voltage and temperature variations during
long power-o period. At the beginning of every power on cycle, DCDLS is adjusted by only
1LSB.
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6.4 Building Blocks
6.4.1 Injection Locked DCO
A 16-bit injection-locked DCO is implemented using NMOS cross-coupled pair and two MOS
capacitor banks (8-bit coarse and 8-bit ne) as shown in Fig. 6.15. It is based on the DCO
of [118]. The oscillator starts with a deterministic phase using the start pulse as an initial
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condition at every power on event. Two additional pull-down NMOS transistors are added
at the DCO outputs to provide the initial condition. On power-on, the positive edge of the
enable signal generates a narrow pulse to pull down one end of the LC-tank momentarily,
to remove the uncertainty in the oscillator phase trajectory, such that the ILCM almost has
zero initial phase error for rapid on/o operation in both integer- and fractional-N modes.
The pulse generator generates a narrow pulse using the positive edge of the reference clock
and injects it into the DCO using a 2bit programmable PMOS switch. The pulse width is
controlled from 20ps to 35ps using 4bit digitally controlled delay cell to control the injection
strength and ltering bandwidth. A NOR gate implements the injection gating functionality
after synchronization with reference clock negative edge.
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Figure 6.15: LC-based injection locked DCO implementation.
6.4.2 DCDL
A 10-bit digitally controlled delay line (DCDL) is implemented using a cascade of 8 identical
digitally controlled delay stages as depicted in Fig. 6.16. It provides about 350ps incremental
delay to span at least two oscillator periods over the entire operating range of 6.75 to 8GHz
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across PVT variations. The design details are similar to those of the DCDL presented in
section 2.4.3. To improve DCDL linearity, we use segmented control to distribute the desired
delay equally among all the delays cells. Each delay cell consists of a CMOS buer loaded
with a tunable 128-unit capacitor bank followed by another buer to restore fast rise and fall
times. The unit capacitor cell is implemented using interdigitated MOM capacitor. Post-
layout Monte-Carlo simulations show the maximum integral non-linearity of less than 2ps
of delay deviation, where the LSB resolution equals to about 0.35ps.
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Figure 6.16: Schematic of the DCDL.
6.5 Measurement Results
The proposed fractional-N ILCM shown in Fig. 6.17 was fabricated in 65nm CMOS process
and its die photograph is shown in Fig. 6.18. It occupies 0.27mm2 active area. The prototype
is designed to have an output frequency range of 6.75 to 8.25GHz, where a 115MHz reference
clock is used in chip testing. Using a 0.9V supply voltage, the chip consumes 2.65mW and
3.25mW in integer- and fractional-N modes respectively. The chip is characterized using
Rohde & Schwarz R&SFSUP Signal Source Analyzer (SSA). The measured phase noise of
the proposed ILCM in integer-N mode at 7.36GHz is shown in Fig. 6.19. The FTL ensures
zero frequency error, and an excellent in-band phase noise of -111.1dBc/Hz at 100kHz oset
and -115.7dB/Hz at 1MHz oset is achieved, even when a large multiplication factor of 64
141
ZCoarse Freq . 
Selection 8
CFS
∆T
Pulse Gen.
INJ
ENDCO
Gated Pulse
DCDL
REF
FFSTART
K
CAL
[k]
8
FFSKI ACCI∆ΣIMod2
KP ACCP
DCDLS
DCDLL BBPD
OUT
‘0’
‘0’
±1
Err[k]
±1
±1
LD/
GC
Freq.Tracking Loop (FTL)
FCW 20
LMS
Corr.
10
ACC
QN
10
10
DCW[k]
11
∆Σ 
Mod2
z-1
∆Σ 
Mod2
E
QP
[k]
DCDL Cal .
P
GATE
REFFN
10
E
QF
[k]
Fractional-N 
Generation
+1
-1
Err[k]
On/Off 
Control
LD: Lock Detector
GC: Gating Control
Calibration Err[k]
Figure 6.17: Complete architecture of the proposed rapid on/o fractional-N ILCM.
is used. A superior jitter performance of 109fsrms integrated from 10k-30MHz, is achieved,
which is limited only by the reference clock jitter which is equal to 190fsrms.
The measurement results of the proposed ILCM in fractional-N mode are demonstrated
in Fig. 6.20. The in-band phase noise is about -110dBc/Hz at 100kHz oset frequency.
The integrated jitter is about 140fsrms and 175fsrms when the fractional spur is out-of-band
and in-band, respectively. The degradation in jitter performance in fractional-N mode is
attributed to the DCDL non-linearity.
The eectiveness of the proposed frequency tracking loop (FTL) to desensitize the per-
formance across voltage variations is demonstrated by measuring integrated jitter across a
supply voltage variation of 0.9V to 1.0V (see Fig. 6.21). The measured DCO free-running
frequency varied by 10MHz in this range, which is about 4x the lock-in range. The con-
ventional ILCM loses lock beyond 25mV supply variations, while using the proposed FTL,
it remains locked with an integrated jitter less than 110fsrms and 177fsrms in integer- and
fractional-N respectively.
The measured output spectrum at 7.36GHz in integer-N mode is shown in Fig. 6.22.
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Figure 6.18: Die photograph.
The measured reference spur is around -52dBc even with a large multiplication factor of
64. The measured output spectrum for fractional-N mode with in-band fractional spurs is
demonstrated in Fig. 6.23. The worst case fractional spur, for near integer multiplication
factor, is less than -42.4dBc at 42.1kHz fractional oset frequency.
The measured power-on transient of the proposed clock multiplier is shown in Fig. 6.24. It
demonstrates the absolute jitter settling behavior, captured using an oscilloscope, when the
proposed ILCM is powered on and o. The absolute jitter is bounded below 4ps after less
than 4ns in both integer- and fractional-N modes, illustrating almost instantaneous settling.
The performance summary and comparison with state-of-the-art integer-N ILCMs are
shown in Table 6.1. The proposed architecture achieves superior jitter and spurious perfor-
mance even with a large multiplication factor of 64. The performance improvement compared
to [118] is attributed to the improved phase noise performance of the reference clock and
DCO, in addition to shaping DCO quantization noise by I modulator. This work sets
a new record FoMJ of -255dB, with at least 3dB improvement over [91]. This FoMJ is de-
ned by [38] to reect the jitter power trade-o in clock multipliers as plotted in Fig. 6.25
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Figure 6.19: Measured phase noise of the ILCM output in integer-N mode at 7.36GHz.
for state-of-the-art integer-N clock multipliers. The performance summary of the proposed
fractional-N ILCM and the comparison with state-of-the-art low-jitter fractional-N frequency
synthesizers are shown in Table 6.2. The proposed architecture achieves the best power e-
ciency of 0.44mW/GHz and the best-reported FoMJ of -252dB as demonstrated in Fig. 6.26.
This work shows the great potential of leveraging injecting locking in fractional-N frequency
synthesis, which brings at least an order of magnitude performance improvement (10dB)
compared to conventional PLLs. Furthermore, the proposed architecture is the rst-reported
fractional-N clock multiplier with rapid on/o capability, with less than 4ns wake-up time.
6.6 Conclusion
In conclusion, a new fractional-N injection locked clock multiplier (ILCM) architecture with
excellent jitter performance is demonstrated. The delay modulation of injection pulse en-
ables the fractional-N operation. It achieves instantaneous phase locking for rapid On/O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Figure 6.20: Measured phase noise of the ILCM output in fractional-N mode at 7.36GHz
when (a)  = 1=256 and (b)  = 1=4096.
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Figure 6.23: Measured output spectrum of fractional-N ILCM with FTL (at 7.36 GHz,
N=64,  = 3=8192).
operation. It employs an all-digital continuous frequency tracking loop to ensure robust
operation across PVT. This enables achieving low power operation and large multiplication
factor (N) of 64. The measured jitter is about than 170fsrms while consuming only 3.25mW
at 8GHz output frequency. It achieves the best-reported gure-of-merit (FoMJ) of -255dB
(integer-N) and -252dB (fractional-N).
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CHAPTER 7
CONCLUSION
Low power operation is extremely critical in a wide range of communication applications
from data centers to Internet of Things (IoT). Clock and frequency synthesizers play a
critical role in both wireless and wireline communication systems. Fractional-N frequency
synthesizers are widely used in wireless transceivers to synthesize dierent channel frequen-
cies from a lower reference frequency. Frequency synthesizers must achieve excellent phase
noise and spurious performance in order to meet the overall transceiver system-level require-
ments. In wireline transceivers, high-performance clocks with low jitter performance are
essential to synchronize and recover the transmitted data. Conventionally, clock and fre-
quency synthesizers are implemented using analog charge-pump phase-locked loops (PLLs),
where high phase noise performance is typically achieved at the expense of large area and
high power consumption. This work focuses on developing energy-ecient techniques by
innovating both at the system and circuit levels of fractional-N frequency synthesizers. We
also seek to implement highly-scalable, digitally-enhanced realizations of frequency synthesis
and clocking modules to leverage the advancement of CMOS technology. My eorts culmi-
nate in demonstration of these techniques using experimental results obtained from several
custom-designed integrated circuits (ICs) [19,27,52,53,105,118,119,125].
In the rst part of this work, we proposed a low-power LC-based digital fractional-N
PLL (FNPLL) for wireline and wireless applications [19, 53]. Conventional digital FNPLLs
suer from conicting bandwidth requirement to simultaneously suppress oscillator phase
noise and quantization errors introduced by the time-to-digital converter (TDC), fractional
divider, and DAC. To overcome this trade-o, a quantization noise cancellation (QNC)
scheme and a high-resolution TDC were proposed. By performing QNC in time-domain, the
wide dynamic range requirement of the TDC is alleviated, and a low power (<0.2mW), high
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resolution (<1ps), narrow range 4-bit time amplier (TA)-TDC greatly enhances in-band
phase noise. By using TA-TDC in place of a bang-bang (BB) phase detector, the limit
cycle behavior that plagues BB-PLLs is greatly suppressed by the TA-TDC, thus permitting
wide PLL bandwidth to aggressively suppress the phase noise of a low power oscillator. The
proposed architecture is also less susceptible to DTC nonlinearity and has faster settling and
tracking behavior compared to a BB-PLL. A prototype was implemented in a 65nm CMOS
process using LC-based oscillator. The digital FNPLL achieves better than -106dBc/Hz
in-band noise and 3MHz PLL bandwidth at 4.5 GHz output frequency using a 50 MHz
reference. The PLL consumes 3.7mW and achieves better than 490fsrms integrated jitter.
This translates to a gure-of-merit (FoMJ) of -240.5dB, which is the best among the reported
FNPLLs.
In the second part of this work, we proposed a low-power ring-based digital FNPLL with
multi-phase outputs for wireline applications [52, 125]. Because of the poor phase noise
performance and large gain of the ring VCO, a dual-path digital loop lter architecture is
proposed to resolve the DAC quantization noise challenge and minimize loop latency for
further bandwidth extension up to 6MHz ( FREF/8). Fabricated in 65nm CMOS process,
the proposed FNPLL operates over a wide frequency range of 2.0-5.5GHz using a modied
extended range multi-modulus divider with seamless switching. The proposed digital FNPLL
achieves -96dBc/Hz in-band phase noise and 1.9psrms jitter while consuming only 4mW at
5GHz. The FoMJ is -228.5dB, which is at about 20dB better than previously reported
ring-based digital FNPLLs.
In the third part of this work, we proposed a multi-output clock generator using open loop
fractional dividers for system-on-chip (SoC) platforms [27]. Modern SoCs contain a wide
variety of modules with diverse clock requirements. For example, I/O interfaces require low
jitter clocks, while core-clocking of a processor may require spread spectrum clocking to
reduce electromagnetic interference (EMI) or using dynamic frequency scaling (DFS) for en-
ergy ecient operation, which requires clocks with fast frequency switching. A conventional
analog PLL-based clock generation unit occupies large area, and has a slow settling and
limited SSC modulation capabilities. In view of these drawbacks, a new generic clock gener-
ator architecture using open loop fractional dividers was proposed. The prototype fractional
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divider was implemented in a 65nm CMOS process, and occupies a compact active area of
0.017mm2. The measured peak-to-peak jitter is less 27ps over a wide frequency range from
20MHz to 1GHz. The total power consumption is about 3.2mW for 1GHz output frequency.
The fractional divider switches the output frequency instantaneously and has unlimited mod-
ulation bandwidth that provides excellent SSC performance. The all-digital implementation
of the divider occupies the smallest area compared to state-of-the-art designs.
With the ever-increasing requirements for higher data rates serial links, the jitter require-
ments of clock multipliers pose a real challenge. Conventional PLLs suer from the coupled
noise bandwidth trade-o, thus achieving superior jitter performance (<200fsrms) mandates
stringent noise performance of the oscillator and/or loop components, resulting in high power
consumption (tens of mWs). A low-jitter, low-power LC-based injection-locked clock mul-
tiplier (ILCM) with a digital frequency-tracking loop (FTL) is presented [105, 118]. The
proposed FTL continuously tunes the oscillator's free-running frequency to ensure robust
operation across PVT variations. Based on a pulse gating technique, the proposed FTL
resolves the race condition existing in injection-locked PLLs by decoupling frequency tuning
from the injection path, such that the phase-locking condition is only determined by the
injection path. Fabricated in 65 nm CMOS process, a prototype ILCM generates output
clock in the range of 6.75-8.25 GHz by multiplying the reference clock by 64. It achieves
superior integrated jitter performance of 190fsrms, while consuming 2.25mW power. This
translates to an excellent FoMJ of -251dB, which is the best reported high-frequency clock
multiplier.
Even though ILCMs achieve superior phase noise compared to conventional PLLs, they
have been fundamentally limited to only integer-N operation and cannot be used for fractional-
N frequency synthesis. My latest research goal was to overcome this fundamental limitation
and extend the benets of ILCMs to fractional-N. A prototype 20-bit fractional-N ILCM
that consumes 3.25mW power is fabricated in a 65nm CMOS process [119]. The prototype
achieves the best-reported FoMJ in both integer- (-255dB) and fractional-N (-252dB) modes.
The proposed fractional-N clock multiplier also features the rst-reported rapid on/o capa-
bility, where the absolute jitter is bounded below 4ps after less than 4ns, illustrating almost
instantaneous settling. Leveraging this rapid on/o capability, tremendous energy can be
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saved by turning on the clock multiplier only when needed. By minimizing the synchro-
nization time to nano-seconds range, reliable and ecient energy-proportional links can be
realized. Energy proportional links seek to leverage idle times during the link operation to
save power at the system-level [120,121].
My future work will be focused in the area of advanced wireline systems, particularly the
development of energy-proportional links and heterogeneous integration of silicon photonics
with electronics for energy ecient short- and medium-range optical links. Energy propor-
tional techniques can maintain excellent energy eciency across a very wide range of link
utilization levels. I believe this technology will help address the important issue of power
dissipation in data centers. Fiber-optic technologies are expected to play more critical roles
in data center operations in the near future. Optical links can achieve superior performance
in terms of power eciency, data rate, and reach compared to electrical links. We seek to
co-design optical devices with electronics to create digitally enhanced photonics and novel
system- and circuit-level techniques to provide 10-50 times improvement in cost and power
eciency to meet the future market demands.
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